Reconfigurable-system-on-chip implementation of data processing units for space applications

Yuning Zhang , Liang Chang , Genqing Yang , Huawang Li

Transactions of Tianjin University ›› 2010, Vol. 16 ›› Issue (4) : 270 -274.

PDF
Transactions of Tianjin University ›› 2010, Vol. 16 ›› Issue (4) : 270 -274. DOI: 10.1007/s12209-010-1274-9
Article

Reconfigurable-system-on-chip implementation of data processing units for space applications

Author information +
History +
PDF

Abstract

Application-specific data processing units (DPUs) are commonly adopted for operational control and data processing in space missions. To overcome the limitations of traditional radiation-hardened or fully commercial design approaches, a reconfigurable-system-on-chip (RSoC) solution based on state-of-the-art FPGA is introduced. The flexibility and reliability of this approach are outlined, and the requirements for an enhanced RSoC design with inflight reconfigurability for space applications are presented. This design has been demonstrated as an on-board computer prototype, providing an in-flight reconfigurable DPU design approach using integrated hardwired processors.

Keywords

RSoC / in-flight reconfigurability / spaceborne data processing unit

Cite this article

Download citation ▾
Yuning Zhang, Liang Chang, Genqing Yang, Huawang Li. Reconfigurable-system-on-chip implementation of data processing units for space applications. Transactions of Tianjin University, 2010, 16(4): 270-274 DOI:10.1007/s12209-010-1274-9

登录浏览全文

4963

注册一个新账户 忘记密码

References

[1]

Markiewicz W. J., Titov D. V., Ignatiev N., et al. VENUS monitoring camera for VENUS express[J]. Planetary and Space Science, 2007, 55(12): 1701-1711.

[2]

Fiethe B, Michalik H, Dierker C et al. Miniaturized data processing unit for space instruments[C]. In: Proceedings of the 54th International Astronautical Congress. Bremen, Germany, 2003. 1185–1193.

[3]

Michalik H., Wolter S., Hinsenkamp L. High-rate CCSDS formatter/encoder plus IDEA encryptor as a single chip solution[J]. Acta Astronautica, 2006, 58(12): 642-647.

[4]

Habinc S. Suitability of reprogrammable FPGAs in space applications[R]. Gaisler Research Report. ESA Contract No. 15102/01/NL/FM (SC) CCN-3, 2002.

[5]

Yui C C, Swift G M, Carmichael C et al. SEU mitigation testing of Xilinx Virtex-II FPGAs[C]. In: Proceedings of IEEE Nuclear and Space Radiation Effects Conference. Monterey, California, USA, 2003. 92.

[6]

Ng H H. PPC405 Lockstep System on ML310[R]. Xilinx Application Note 564, 2004.

[7]

Xilinx Application Note XAPP 290 (V1. 2). Two Flows for Partial Reconfiguration: Module Based or Difference Based[EB/OL]. http://direct.xilinx.com/bvdocs/userguides/ug012.pdf, 9/2004.

AI Summary AI Mindmap
PDF

106

Accesses

0

Citation

Detail

Sections
Recommended

AI思维导图

/