RESEARCH ARTICLE

Thermal analysis for fast thermal-response Si waveguide wrapped by SiN

  • Rui MIN ,
  • Ruiqiang JI ,
  • Lin YANG
Expand
  • Optoelectronic System Laboratory, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, China

Received date: 31 Aug 2011

Accepted date: 14 Sep 2011

Published date: 05 Mar 2012

Copyright

2014 Higher Education Press and Springer-Verlag Berlin Heidelberg

Abstract

A new type of Si waveguide wrapped by silicon nitride (SiN) is designed, and its optical and thermal analysis are presented. The thickness of SiN up-cladding should be larger than 1 μm in order to prevent the absorption of optical field by metal heater. Thermal response of the proposed waveguide structure is enhanced by the high thermal conductivity of SiN. Moreover, this thermal response can be further improved by a fast heat dissipation channel created in this structure. Our simulation results indicate that a rise time of about 110 ns can be achieved for the proposed waveguide structure, which is about two orders of magnitude less than that of the conventional Si waveguide. The influences of the thickness of up-cladding and the stretching width and etching depth on the thermal performance are also discussed. The simulation shows thin up-cladding, large stretching width and etching depth are critical to enhance the thermal response speed.

Cite this article

Rui MIN , Ruiqiang JI , Lin YANG . Thermal analysis for fast thermal-response Si waveguide wrapped by SiN[J]. Frontiers of Optoelectronics, 2012 , 5(1) : 73 -77 . DOI: 10.1007/s12200-012-0187-8

Introduction

Silicon-on-insulator (SOI) is a popular material platform for photonic devices and photonic integrated circuits. Due to its large thermo-optic coefficient and high thermal conductivity, many silicon thermo-optic devices have been designed and fabricated [1-5]. Conventional Si waveguide is wrapped by silica (SiO2), which has a very low thermal conductivity (k = 1.27 W/(m·K)) [6], thus its thermal response is very slow. The rise time of the conventional Si waveguide is usually several microseconds [3,7], which seriously affects its application in high-speed photonic devices. However, SiN can be fabricated with a complementary-metal-oxide-semiconductor compatible process, it has a relatively low refractive index (n = 1.91 at 1.55 μm) and a relatively large thermal conductivity (k = 30 W/(m·K)) [8]. Therefore, it could be an effective way by replacing SiO2 claddings with SiN claddings to improve the thermal response of the Si waveguide devices.
Here we propose a waveguide structure based on SiN-Si-SiO2 system. The high index contrast between a core (Si) and a claddings (SiO2 [9] and SiN [10]) provides a good confinement to optical field. The SiO2 bottom-cladding is deeply etched [11] and a trench is formed and filled with SiN. Since the thermal conductivity of SiN is much higher than that of SiO2, therefore a fast heat dissipation channel is created. Our simulation indicates that the rise time of the proposed waveguide structure is about 110 ns, which is about two orders of magnitude less than that of the conventional Si waveguide.

Structure and modeling

Cross-section of the Si waveguide wrapped by SiN is shown in Fig. 1. There are four layers stacked on the Si substrate, which are SiO2 bottom-cladding, Si core, SiN up-cladding and metal heater (e.g. Cr). It should be noted that the SiN up-cladding is stretched into the SiO2 bottom-cladding and three sides of the Si core are covered by SiN. That is, the Si waveguide is wrapped by SiN. The SiO2 bottom-cladding is 1 μm in thickness. The Si core is 400 nm × 220 nm. The metal heater is 400 nm in width and 50 nm in thickness. There are three parameters: etching depth ts, stretching width ws and up-cladding thickness tc. When the Joule heat is generated in the metal heater, it goes through the SiN up-cladding and establishes a stable temperature field in the Si waveguide quickly. The computation domain is indicated by the dashed lines in Fig. 1. We assume a constant temperature of 300 K at the bottom of the computation domain and heat convection boundary condition at the interface of the structure with air. The heat convection coefficient of air is 5.0 W/(m2·K) at 300 K (the same as that in Ref. [7]). The thermal and optical parameters of the materials used in the calculation are listed in Table 1.
Fig.1 Cross-section of Si waveguide wrapped by SiN

Full size|PPT slide

Tab.1 Thermal and optical parameters of materials used in calculation
materialrefractive index at 1.55 μmextinction coefficient at 1.55 μmthermal conductivity /(W·(m·K)-1)specific heat /(J·(kg·K)-1)density /(kg·m-3)
Si3.476-1487102.33×103
SiO21.445-1.277452.3×103
SiN1.914.9×10-6301702.5×103
Cr3.6744.1993.74507.14×103
In this paper, we use two-dimensional (2D) finite element method (FEM) for thermal analysis and three-dimensional (3D) beam propagation method (BPM) for optical analysis. Noted that rise time refers to the time required for the temperature to change from 300 K to (0.9×(Tmax-300)+300) K, where Tmax is the value of its maximum.

Simulation results

In order to improve the response speed of the proposed structure, the SiN up-cladding should be as thin as possible. However, much too thin SiN up-cladding cannot confine the optical field effectively and results in large optical loss. So the thickness of the SiN up-cladding should be optimized. We use 3D BPM to calculate the effective extinction coefficient of the proposed structure. As shown in Fig. 2, firstly, the effective extinction coefficient decreases rapidly as the up-cladding thickness tc increases, which is mainly due to the absorption of metal heater to the optical field, and then saturates to about 2×10-6 when the up-cladding thickness tc further increases, which is mainly due to the absorption of SiN to the optical field. Therefore, the up-cladding thickness tc is chosen to be larger than 1 μm. Since optical loss is mainly caused by the absorption of the metal heater to the optical field, the etching depth ts and stretching width ws hardly affect the optical loss and are fixed to be 0.5 μm and 1 μm respectively during the above calculation.
Fig.2 Calculated effective extinction coefficient of Si waveguide wrapped by SiN with different up-cladding thicknesses

Full size|PPT slide

Since the thermal conductivity of Si is much larger than those of SiO2 and SiN, the temperature distribution is almost flat in the Si core. Therefore we use the temperature at the centre point of the Si core to evaluate the whole core. Power consumption is measured via area heat generating rate (AHGR) in the heater with a unit of W/m2. We use 2D FEM for the following thermal analysis and the AHGR is chosen to be 5×1015 W/m2.
When we calculate the temperature response of the Si waveguide wrapped by SiN with different etching depths ts (0.1 to 1.0 μm with an interval of 0.1 μm), the up-cladding thickness tc is fixed to be 1 μm and the stretching width ws is fixed to be 1 μm. When we calculate the temperature response of the Si waveguide wrapped by SiN with different up-cladding thicknesses tc (1.5 to 3 μm with an interval of 0.5 μm), the etching depth ts is fixed to be 0.1, 0.5 and 0.9 μm respectively, and the stretching width ws is fixed to be 1 μm. When we calculate the temperature response of the Si waveguide wrapped by SiN with different stretching widths ws (0 to 1.5 μm with an interval of 0.5 μm), the etching depth ts is also fixed to be 0.1, 0.5 and 0.9 μm respectively, and the up-cladding thickness tc is fixed to be 1 μm.
For comparison, the thermal behavior of the conventional Si waveguide wrapped by SiO2 with the same Si core size and SiO2 bottom-cladding thickness is also simulated (Fig. 3). The thickness of the SiO2 up-cladding is also set to be 1 μm and the width of the heater is set to be 12.5 μm, which is the same as the value used in Ref. [1]. As the heater of the conventional Si waveguide wrapped by SiO2 is wider than that of the Si waveguide wrapped by SiN, the AHGR loading on the heater of the conventional Si waveguide is set to be 1.6×1014 W/m2 in order to get the same power consumption as the Si waveguide wrapped by SiN does.
Fig.3 Cross section of conventional Si waveguide

Full size|PPT slide

Figure 4(a) shows the temperature response of the Si waveguide wrapped by SiN with different etching depths ts. It is clearly seen that increasing the etching depth ts impoves the temperature response of the Si waveguide wrapped by SiN greatly (from 2.5 μs for ts = 0.1 μm to 117 ns for ts = 1 μm) with the sacrifice of reducing the temperature change greatly (from 318 K for ts = 0.1 μm to 302 K for ts = 1 μm). However, the temperature response time of the conventional Si waveguide wrapped by SiO2 is 7.6 μs (as shown in the red line in Fig. 4(b)), which is about two orders of magnitude larger than that of the Si waveguide wrapped by SiN with ts = 1 μm.
Figures 4(b) and 4(c) show the rise time and temperature change for different etching depths ts. It is clearly seen that the rise time and temperature change decrease almost linearly as the etching depth ts increases, which means that high response speed comes together with high power consumption. When the etching depth ts increases from 0.1 to 1.0 μm, the rise time of the Si waveguide wrapped by SiN reduces from 1.55 μs to 117 ns. Considering the situation of the etching depth ts = 1.0 μm, the rise time of the Si waveguide wrapped by SiN is just 1/65 that of the conventional Si waveguide (7.6 μs). The Si waveguide wrapped by SiN has a same temperature change with the conventional Si waveguide when the etching depth ts is 0.68 μm. The temperature change reduces to about 1.8 K for the etching depth ts = 1.0 μm, which is only 1/4 that of the conventional Si waveguide. While for the etching depth ts = 0.1 μm, the temperature change is about 18 K, which is about two times that of the conventional Si waveguide.
Fig.4 (a) Temperature response of Si waveguide wrapped by SiN with different etching depths ts; (b) rise time versus etching depths ts; (c) temperature change versus etching depths ts. Corresponding curves of conventional Si waveguide are shown in red lines as references

Full size|PPT slide

It can be seen from Fig. 5(a) that increasing the stretching width ws is a good way for improving the response speed, but demands for more power consumption. How much the stretching width ws affecting the rise time and temperature change depends on the etching depth ts. When the etching depth ts is 1.0 μm, the Si waveguides wrapped by SiN with different stretching widths ws have almost same rise time and temperature change, which means that the influence of the stretching width ws on the rise time and temperature change is weak. When the etching depth ts is 0.1 μm, the influence of the stretching width ws on the rise time and temperature change is much stronger. Figure 5(b) shows the rise time of the Si waveguide wrapped by SiN with different stretching depths ws and etching depths ts. It is clearly seen that the etching depth ts plays a dominant role in determining the response speed of the Si waveguide wrapped by SiN. The influence of the stretching width ws on the response speed of the Si waveguide wrapped by SiN is strong for small etching depth ts and weak for large etching depth ts. For example, the rise time change is 0.28 μs for ts = 0.1 μm, 0.27 μs for ts = 0.5 μm and 33.5 ns for ts = 1.0 μm when the stretching width ws increases from 0 to 1.5 μm. It is clearly seen from Fig. 5(c) that the etching depth ts also plays a dominant role in determining the temperature change of the Si waveguide wrapped by SiN. The influence of the stretching width ws on the temperature change of the Si waveguide wrapped by SiN is strong for small etching depth ts and weak for large etching depth ts. For example, the temperature change is 7.4 K for ts = 0.1 μm, 5.4 K for ts = 0.5 μm and 0.34 K for ts = 1.0 μm when the stretching width ws increases from 0 to 1.5 μm.
Fig.5 (a) Temperature response of Si waveguide wrapped by SiN with different stretching widths ws and etching depths ts; (b) rise time versus stretching width ws for different etching depths ts; (c) temperature change versus stretching width ws for different etching depths ts

Full size|PPT slide

Figure 6(a) shows the temperature response of the Si waveguide wrapped with SiN for different up-cladding thicknesses (tc =1.5, 2.0, 2.5 and 3.0 μm). Here etching depth ts is chosen to be 0.1, 0.5 and 1.0 μm respectively, and stretching width ws is chosen to be 1 μm. We can see that for the same etching depth ts, the temperature change is same for different up-cladding thicknesses. However, the rise time increases almost linearly as the up-cladding thickness increases (see Fig. 6(b)). When up-cladding thickness tc changes from 1.5 to 3.0 μm, the rise time changes from 1.87 to 2.55 μs for ts=0.1 μm, from 1.076 to 1.557 μs for ts = 0.5 μm, and from 147 to 300 ns for ts = 1.0 μm. It means that when the etching depth ts is smaller, the up-cladding thickness tc has a larger influence on the response speed.
Fig.6 (a) Temperature response of Si waveguide wrapped by SiN with different up-cladding thicknesses; (b) rise time versus up-cladding thicknesses tc

Full size|PPT slide

Conclusions

A new type of Si waveguide wrapped by SiN and associated optical and thermal analysis are presented. The thickness of SiN up-cladding should be larger than 1 μm in order to prevent the absorption of the metal heater to the optical field. Because of the high thermal conductivity of SiN, the thermal response of the proposed waveguide structure is improved. Moreover, its thermal response can be further improved by creating a fast heat dissipation channel. Our simulation indicates that a rise time of about 110 ns can be achieved for the proposed waveguide structure, which is about two orders of magnitude larger than that of the conventional Si waveguide. The influence of the thickness of up-cladding and the stretching width on the thermal performance are also discussed. Due to the high response speed of the presented waveguide structure, it can be used to improve the response speed of varies thermo-optic devices, such as thermo-optic MZI [1], RODAM [4] and optical logic gate [5] based on tunable micro ring-resonator.

Acknowledgements

This work was supported by the National Natural Science Foundation of China (Grant No. 60977037), and the National High Technology Research and Development Program of China (No. 2009AA03Z416).
1
Chu T, Yamada H, Ishida S, Arakawa Y. Compact 1 × N thermo-optic switches based on silicon photonic wire waveguides. Optics Express, 2005, 13(25): 10109-10114

DOI PMID

2
Geis M W, Spector S J, Williamson R C, Lyszczarz T M. Submicrosecond submilliwatt silicon-on-insulator thermooptic switch. IEEE Photonics Technology Letters, 2004, 16(11): 2514-2516

DOI

3
Espinola R L, Tsai M C, Yardley J T, Osgood R M. Fast and low-power thermooptic switch on thin silicon-on-insulator. IEEE Photonics Technology Letters, 2003, 15(10): 1366-1368

DOI

4
Geng M M, Jia L X, Zhang L, Yang L, Chen P, Wang T, Liu Y. Four-channel reconfigurable optical add-drop multiplexer based on photonic wire waveguide. Optics Express, 2009, 17(7): 5502-5516

DOI PMID

5
Zhang L, Ji R Q, Jia L X, Yang L, Zhou P, Tian Y, Chen P, Lu Y, Jiang Z, Liu Y, Fang Q, Yu M. Demonstration of directed XOR/XNOR logic gates using two cascaded microring resonators. Optics Letters, 2010, 35(10): 1620-1622

DOI PMID

6
van Campenhout J, Green W M J, Assefa S, Vlasov Y A. Integrated NiSi waveguide heaters for CMOS-compatible silicon thermo-optic devices. Optics Letters, 2010, 35(7): 1013-1015

DOI PMID

7
Liu Y, Dai D, He S. Thermal analysis for a photonic Si ridge wire with a submicron metal heater. Optics Communications, 2008, 281(9): 2467-2471

DOI

8
Yap K P, Smy T, Syrett B, Schmid J H, Waldron P, Densmore A, Janz S. Power and speed analysis of miniaturized SOI Y-branch Mach-Zehnder thermo-optic switches. In: Proceedings of SPIE, 2010, 7606: 76060P1-76060P11

9
Jalali B, Fathpour S. Silicon photonics. Journal of Lightwave Technology, 2006, 24(12): 4600-4615

DOI

10
Yap K P. Silicon Photonics: coupling, propagation and modulation of light in silicon. Dissertation for the Doctoral Degree. Ottawa: Carleton University, 2009

11
Bogaerts W, Dumon P, Wiaux V, Wouters J, Beckx S, Taillaert D, Luyssaert B, van Campenhout J, van Thourhout D, Baets R. Nanophotonic waveguides in silicon-on-insulator fabricated with CMOS technology. Journal of Lightwave Technology, 2005, 23(1): 401-411

DOI

Outlines

/