Efficient message passing architecture for GCN training on HBM-based FPGAs with orthogonal topology on-chip networks
Qizhe WU , Letian ZHAO , Huawen LIANG , Jinyi ZHOU , Xiaotian WANG , Xi JIN
Front. Comput. Sci. ›› 2026, Vol. 20 ›› Issue (5) : 2005106
Efficient message passing architecture for GCN training on HBM-based FPGAs with orthogonal topology on-chip networks
| [1] |
|
| [2] |
Zhou Z, Shi B, Zhang Z, Guan Y, Sun G, Luo G. BlockGNN: towards efficient GNN acceleration using block-circulant weight matrices. In: Proceedings of the 58th ACM/IEEE Design Automation Conference (DAC). 2021, 1009−1014 |
| [3] |
Zhang B, Kannan R, Prasanna V. BoostGCN: a framework for optimizing GCN inference on FPGA. In: Proceedings of the IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 2021, 29−39 |
| [4] |
|
| [5] |
Lin Y C, Zhang B, Prasanna V. HP-GNN: generating high throughput GNN training implementation on CPU-FPGA heterogeneous platform. In: Proceedings of 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 2022, 123−133 |
Higher Education Press
/
| 〈 |
|
〉 |