Design, Fabrication, and Modeling of CMOS-Compatible Double Photodiode

Abstract

A double photodiode (PD) constructed by p⁺/N-well junction and N-well/p-sub junction was designed and fabricated in a UMC 0.18-μm CMOS process. Based on the device structure and mechanism of double PD, a novel small-signal equivalent circuit model considering the carrier transit effect and the parasitic RC time constant was presented. By this model with complete electronic components, the double PD can be incorporated in a commercial circuit simulator. The component values were extracted by fitting the measured S-parameters using simulated annealing algorithm, and a good agreement between the measurement and the simulation results was achieved.

Keywords

Photodiode / Device simulation / Equivalent circuit model / Scattering parameter

References

[1] Zhou ZP, Tu ZJ, Li TT, et al. Silicon photonics for advanced optical interconnections. J Lightwave Technol, 2015, 33: 928-933.

[2] Jonathan KD, Andrew PK. The evolution of silicon photonics as an enabling technology for optical interconnection. Laser Photonics Rev, 2012, 6: 504-525.

[3] Xie S, Tao XZ, Mao LH, et al. High-Gm differential regulated cascode transimpedance amplifier. Trans Tianjin Univ, 2016, 22: 345-351.

[4] Behrooz N, Sagar R, Mona MH. High speed photodiodes in standard nanometer scale CMOS technology: a comparative study. Opt Express, 2012, 20: 11256-11270.

[5] Tang L, Latif S, Miller DAB. Plasmonic device in silicon CMOS. Electron Lett, 2009, 45: 706-708.

[6] Huang SH, Chen WZ, Chang YW, et al. A 10-Gb/s OEIC with meshed spatially-modulated photo detector in 0.18-µm CMOS technology. IEEE J Solid-State Circuits, 2011, 46: 1158-1169.

[7] Pan Q, Hou ZX, Wang YP et al (2014) A 48-mW 18-Gb/s fully integrated CMOS optical receiver with photodetector and adaptive equalizer. IEEE symposium on VLSI circuits—digest of technical paper: 6858402

[8] Chen WY, Liu SY. PIN avalanche photodiodes model for circuit simulation. IEEE J Quantum Electron, 1996, 32: 2105-2111.

[9] Wu JY, Wang G. A novel equivalent circuit model for separate absorption grading charge multiplication avalanche photodiode (APD)-based optical receiver. J Lightwave Technol, 2010, 28: 784-790.

[10] Lee MJ, Kang HS, Choi WY. Equivalent circuit model for Si avalanche photodetectors fabricated in standard CMOS process. IEEE Electron Device Lett, 2008, 29: 1115-1117.

[11] Mao LH, Chen HD, Wu RH, et al. Simulation and design of a CMOS-process-compatible high-speed Si-photodetector. Chin J Semicond, 2002, 23: 193-197 (in Chinese)

[12] Dai DX, Piels M, Bowers JE. Monolithic germanium/silicon photodetectors with decoupled structures: resonant APDs and UTC photodiodes. IEEE J Sel Top Quantum Electron, 2014, 20: 3802214.

[13] Lu CN, Sou G, Devigny F, et al. Design and testing of a CMOS BDJ detector for integrated micro-analysis systems. Microelectron J, 2001, 32: 227-234.

[14] Paul DH, Dylan FW. Calibrated measurement of optoelectronic frequency response. IEEE Trans Microwave Theory, 2003, 51: 1422-1429.

[15] Mohammad S, Ali J. An evolutionary-based methodology for symbolic simplification of analog circuits using genetic algorithm and simulated annealing. Expert Syst Appl, 2015, 42: 1189-1201.

[16] Kazutoshi K, Susumu H, Kenji K, et al. Design of ultrawide-band, high-sensitivity p-i-n photodetectors. IEICE Trans Electron, 1993, E76-C: 214-221.