CMOS automatic gain control circuit with DC offset cancellation for FM/cw ladar

Yiqiang Zhao , Min Xu , Ruilong Pang , Haixia Yu , Hongliang Zhao

Transactions of Tianjin University ›› 2014, Vol. 20 ›› Issue (4) : 310 -314.

PDF
Transactions of Tianjin University ›› 2014, Vol. 20 ›› Issue (4) : 310 -314. DOI: 10.1007/s12209-014-2084-2
Article

CMOS automatic gain control circuit with DC offset cancellation for FM/cw ladar

Author information +
History +
PDF

Abstract

This paper presented an automatic gain control (AGC) circuit suitable for FM/cw ladar. The proposed architecture was based on two-stage variable gain amplifier (VGA) chain with a novel DC offset canceller circuit, which contained an improved Gilbert cell and a Gm-C feedback loop. To keep the VGA with a linearity in dB characteristic, an improved exponential gain control circuit was introduced. The AGC was implemented in 0.18 μm standard CMOS process. Simulation and measurement results verified that its gain ranged from −20 dB to 30 dB, and bandwidth ranged from 100 kHz to 10 MHz. Its power consumption was 19.8 mW under a voltage supply of 3.3 V.

Keywords

automatic gain control (AGC) / variable gain amplifier (VGA) / DC offset canceller (DCOC) / exponential gain control

Cite this article

Download citation ▾
Yiqiang Zhao, Min Xu, Ruilong Pang, Haixia Yu, Hongliang Zhao. CMOS automatic gain control circuit with DC offset cancellation for FM/cw ladar. Transactions of Tianjin University, 2014, 20(4): 310-314 DOI:10.1007/s12209-014-2084-2

登录浏览全文

4963

注册一个新账户 忘记密码

References

[1]

Kalenteridis V, Siskos S, Vlassis S. AGC loop implementation using temperature compensated CMOS linear-in-dB VGA[C]. International Instrumentation and Measurement Technology Conference (12MTC), 2012

[2]

Cui Yike, Li Yongming, Wang Zhihua. A high-linearity, 80- dB CMOS VGA with DC-offset cancellation for DAB application[C]. In: 8th International Conference on Solid-State and Integrated Circuit Technology. Shanghai, China, 2006.

[3]

Li Jia, Huang Fengyi, Hu Xinrong et al. A 1 GHz, 68 dB CMOS variable gain amplifier with an exponentialfunction circuit[C]. In: 2010 International Symposium on Signals Systems and Electronics (ISSSE). Nanjing, China, 2010.

[4]

Harjani R. A low-power CMOS VGA for 50 Mb/s disk drive read channel[J]. Circuits and Systems II, 1995, 42(6): 370-376.

[5]

Park S B, Wilson J E, Ismail M. Peak detectors for multistandard wireless receivers[J]. IEEE Circuits and Devices Magazine, 2006, 22(6): 6-9.

[6]

Alegre J P, Calvo B, Celma S. A fast compact CMOS feedforward automatic gain control circuit[C]. In: IEEE International Symposium on Circuits and Systems. Seattle, USA, 2008.

[7]

Bozomitu R G, Cehan V. A differential CMOS automatic gain control amplifier[C]. International Symposium on Signals, Circuits and Systems. Iasi, Romania, 2007

[8]

Dong L H, Ai L K, Cheol H S. A wide band CMOS variable gain amplifier with an exponential gain control[J]. IEEE Transactions on Microwave Theory and Techniques, 2007, 55(6): 1363-1373.

[9]

Zheng Y, Yan J, Xu Yongping. A CMOS VGA with DC offset cancellation for direct-conversion receivers[ J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2009, 56(1): 103-113.

[10]

Cheng J, Huang F Y, Wu L H, et al. A high-linearity, 60-dB variable gain amplifier with dual DC-offset cancellation for UWB systems[C]. 5th International Conference on Wireless Communications, Networking and Mobile Computing. Beijing, China, 2009

[11]

Bult K, Wallinga H. A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation[J]. IEEE Journal of Solid-State Circuits, 1987, 22(3): 357-365.

[12]

Kim J-H, Chae C-S, Woo Y-J, et al. A CMOS variable gain amplifier with wide dynamic range and accurate dB-linear characteristic[C]. The 8th International Conference on Advanced Communication Technology. Phoenix Park, Republic of Korea, 2006

[13]

Saito R, Hosoda K, Hyogo A, et al. A 1. 8-V 73-dB dynamic-range CMOS variable gain amplifier[C]. Proceedings of the 29th European Solid-State Circuits Conference. Estoril, Portugal, 2003

[14]

Jeon O, Fox R M, Myers B A. Analog AGC circuitry for a CMOS WLAN receiver[J]. IEEE Journal of Solid-State Circuits, 2006, 41(10): 2291-2300.

[15]

Wang I-H, Liu S-Iuan. A 0.18 μm CMOS 1.25-Gbps automatic-gain-control amplifier[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2008, 55(2): 136-140.

AI Summary AI Mindmap
PDF

108

Accesses

0

Citation

Detail

Sections
Recommended

AI思维导图

/