Hardware architecture for RSA cryptography based on residue number system
Wei Guo , Yaling Liu , Songhui Bai , Jizeng Wei , Dazhi Sun
Transactions of Tianjin University ›› 2012, Vol. 18 ›› Issue (4) : 237 -242.
Hardware architecture for RSA cryptography based on residue number system
A parallel architecture for efficient hardware implementation of Rivest Shamir Adleman (RSA) cryptography is proposed. Residue number system (RNS) is introduced to realize high parallelism, thus all the elements under the same base are independent of each other and can be computed in parallel. Moreover, a simple and fast base transformation is used to achieve RNS Montgomery modular multiplication algorithm, which facilitates hardware implementation. Based on transport triggered architecture (TTA), the proposed architecture is designed to evaluate the performance and feasibility of the algorithm. With these optimizations, a decryption rate of 106 kbps can be achieved for 1 024-b RSA at the frequency of 100 MHz.
residue number system / RSA cryptography / Montgomery algorithm / computer architecture / parallel algorithm
| [1] |
|
| [2] |
|
| [3] |
|
| [4] |
Nozaki Hanae, Motoyama Masahiko, Shimbo Atsushi et al. Implementation of RSA algorithm based on RNS Montgomery multiplication [C]. In: Cryptographic Hardware and Embedded Systems (CHES). Berlin, Germany, 2001. 364–376. |
| [5] |
Kawamura Shinichi, Koike Masanobu, Sano Fumihiko et al. Cox-rower architecture for fast parallel Montgomery multiplication[C]. In: Advances in Cryptology-EUROCRYPT 2000. Bruges, Belgium, 2000. 523–538. |
| [6] |
|
| [7] |
|
| [8] |
|
| [9] |
Hämäläinen P, Hännikäinen M, Hämäläinen T et al. Implementation of encryption algorithms on transport triggered architectures [C]. In: The 2001 IEEE International Symposium on Circuits and Systems. Sydney, Australia, 2001. 726–729. |
| [10] |
Hu Jingwei, Guo Wei, Wei Jizeng et al. A novel architecture for fast RSA key generation based on RNS [C]. In: Fourth International Symposium on Parallel Architectures, Algorithms and Programming (PAAP). Tianjin, China, 2011. 345–349. |
| [11] |
Bajard Jean-Claude, Meloni Nicolas, Plantard Thomas. Efficient RNS bases for cryptography [C]. In: World Congress: Scientific Computation Applied Mathematics and Simulation. Paris, France, 2005. 11–15. |
| [12] |
Barrett Paul. Implementing the Rivest Shamir and Adleman public key encryption algorithm on a standard digital signal processor [C]. In: Advances in Cryptology — CRYPTO’ 86. Berlin, Germany, 1987. 311–323. |
| [13] |
Liu Qiang, Ma Fangzhen, Tong Dong et al. A regular parallel RSA processor [C]. In: 47th IEEE International Midwest Symposium on Circuits and Systems. Hiroshima, Japan, 2004. 467–470. |
| [14] |
|
| [15] |
|
| [16] |
|
| [17] |
|
/
| 〈 |
|
〉 |