Novel frequency hopping sequences generator based on AES algorithm

Abstract

A novel frequency hopping (FH) sequences generator based on advanced encryption standard (AES) iterated block cipher is proposed for FH communication systems. The analysis shows that the FH sequences based on AES algorithm have good performance in uniformity, correlation, complexity and security. A high-speed, low-power and low-cost ASIC of FH sequences generator is implemented by optimizing the structure of S-Box and MixColumns of AES algorithm, proposing a hierarchical power management strategy, and applying the dynamic clock gating technology based on finite state machine and clock gating. SMIC 0.18 μm standard CMOS technology shows that the scale of ASIC is only about 10.68 kgate, power consumption is 33.8 μW/MHz, and the maximum hop-rate is 1 098 901 hop/s. This design is suitable for portable FH communication system for its advantages in high-security and hop-rate, low-power and low-cost. The proposed FH sequences generator has been employed in Bluetooth SoC design.

Keywords

frequency hopping sequences / advanced encryption standard / low-power / low-cost / application specific integrated circuit

References

[1] Mei W., Yang Y., Zhou Jiongpan. Survey of theoretical bounds and practical constructions for frequency hopping sequences[J]. Journal of China Institute of Communications, 2003, 24(2): 92-101.

[2] Li Z., Chang Y., Jin Lijun. A novel family of frequency hopping sequences for multi-hop Bluetooth networks[ J] IEEE Transactions on Consumer Electronics, 2003, 49(2): 1084-1089.

[3] Guo F., Zhuang Y., Hu Bin. Structure of frequency hopping sequences family based on stream cipher[J]. Chinese Journal of Electron Devices, 2007, 30(5): 1696-1699.

[4] Federal Information Processing Standards Publication (FIPS) 197. Specification for the Advanced Encryption Standard (AES)[S]. 2001.

[5] Ho Yean-Li, Samsudin A, Belaton B. Heuristic cryptanalysis of classical and modern ciphers[C]. In: Proceedings of 2005 7th IEEE Malaysia International Conference on Communication. Malaysia, 2005.

[6] Nadeem A, Javed M Y. A performance comparison of data encryption algorithms[C]. In: Proceedings of the First International Conference on Information and Communication Technology. Karachi, Pakistan, 2005. 84–89.

[7] Chu W., Colbourn C. J. Optimal frequency-hopping sequences via cyclotomy[J]. IEEE Transactions on Information Theory, 2005, 51(3): 1139-1141.

[8] Wang S., Mei W., Bi Duyan. Property analysis of Bluetooth adaptive frequency hopping sequences[J]. Chinese Journal of Radio Science, 2006, 21(4): 612-618.

[9] Rueppel R. A. Analysis and Design of Stream Ciphers[M]. 1986, New York: Springer-Verlag.

[10] Massey J. L. Shift-register synthesis and BCH decoding[J]. IEEE Transactions on Information Theory, 1969, 15(1): 122-127.

[11] Iyer N C, Anandmohan P V, Poornaiah D V et al. High throughput, low cost, fully pipelined architecture for AES crypto chip[C]. In: Proceedings of 2006 Annual India Conference, INDICON. New Delhi, India, 2006. 1–6.

[12] Huang Yu-Jung, Lin Yang-Shih, Hung Kuang-Yu et al. Efficient implementation of AES IP[C]. In: Proceedings of 2006 IEEE Asia-Pacific Conference on Circuits and Systems. Singapore, 2006. 1418–1421.

[13] Huang Chi-Wu, Chang Chi-Jeng, Lin Mao-Yuan et al. Compact FPGA implementation of 32-bit AES algorithm using block RAM[C]. In: Proceedings of 2007 IEEE Region 10 Conference, TENCON. Taiwan, China, 2007. 1–4.

[14] Chen T. C., Wei S. W., Tsai H. J. Arithmetic unit for finite field GF (2m)[J]. IEEE Transactions on Fundamental Theory and Applications, 2008, 55(3): 828-837.

[15] Salomon D. Data Privacy and Security[M]. 2005, Beijing, China: Tsinghua University Press.

[16] Nakajima M., Yamamoto T., Yamasaki M., et al. Low power techniques for mobile application SoCs based on integrated platform “UniPhier”[C] Proceedings of Design Automation Conference, 2007, San Diego, USA: IEEE 649-653.

[17] Mueller M., Wortmann A., Simon S., et al. The impact of clock gating schemes on the power dissipation of synthesizable register files[C] Proceedings of the 2004 International Symposium on Circuits and Systems, 2004, Canada: IEEE 609-612.

[18] Babighian P., Benini L., Macii E. A scalable algorithm for RTL insertion of gated clocks based on ODCs computation[ J] IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(1): 29-42.

[19] Zhao Jia, Zeng Xiaoyang, Han Jun et al. Very low-cost VLSI implementation of AES algorithm[C]. In: Proceedings of 2006 IEEE Asian Solid-State Circuits Conference[C]. Hangzhou, China, 2006. 223–226.

[20] Kothari N B, Sudarshan T S B, Gurunarayanan S et al. SOC design of a low power wireless sensor network node for Zigbee systems[C]. In: Proceedings of 2006 14th International Conference on Advanced Computing and Communications. Surathkal, India, 2006. 462–466.