Advancing Logic Circuits With Halide Perovskite Memristors for Next-Generation Digital Systems

Abstract

The potential of all-inorganic halide perovskite-based memristors as a solution to the limitations of traditional memory systems, particularly in the context of edge computing and next-generation digital architectures, is investigated. The rapid expansion of data-driven applications demands more efficient, secure, and scalable memory technologies, prompting this exploration of memristors for their unique resistance-switching properties. The research aims to address the challenges of data security and processing efficiency by integrating memristors into logic circuits, enabling both memory and logic operations within a single device. The study is structured around the experimental fabrication and characterization of Cs₃Bi₂I₆Br₃ perovskite memristors. A simple solution-processed spin coating method with antisolvent-assisted crystallization was employed to fabricate the memristor devices. The experimental characterization of memristors, including X-ray diffraction (XRD) analysis and electrical measurements, confirmed their structural integrity and memristive behavior, with distinct hysteresis loops indicative of nonvolatile memory properties. To analyze the behavior of the memristors in electronic circuits, a Verilog-A mathematical model was developed, and simulations were conducted using the Cadence Virtuoso Electronic Design Automation (EDA) suite. The Verilog-A model demonstrates strong agreement with measured results and validates the device's hysteresis behavior. Key findings demonstrate that metal halide perovskite (MHP) memristors exhibit excellent switching characteristics, repeatability, and integration potential with complementary metal-oxide-semiconductor (CMOS) technology. These properties make them suitable for implementing various logic gates, such as IMPLY, AND, and OR gates, as well as more complex digital circuits like multiplexers and full adders. The results highlight the feasibility of using these memristors for in-memory computing, where both data storage and processing occur within the memory cells, significantly enhancing computing efficiency and security. The study concludes that MHP-based memristors offer a promising path toward more compact, energy-efficient, and secure computing architectures.

Keywords

digital systems / logic circuits / memristors / metal halide perovskite (MHP) / Verilog-A

References

[1] M. Zhao, B. Gao, J. Tang, H. Qian, and H. Wu, “Reliability of Analog Resistive Switching Memory for Neuromorphic Computing,” Applied Physics Reviews 7, no. 1 (2020): 011301.

[2] L. Camuñas-Mesa, B. Linares-Barranco, and T. Serrano-Gotarredona, “Neuromorphic Spiking Neural Networks and Their Memristor-CMOS Hardware Implementations,” Materials 12, no. 17 (2019): 2745.

[3] Z. Wang, H. Wu, G. W. Burr, et al., “Resistive Switching Materials for Information Processing,” Nature Reviews Materials 5, no. 3 (2020): 173–195.

[4] W. Zhang, Y. Li, C. Zhang, et al., “Synchronous Regulation of Hydrophobic Molecular Architecture and Interface Engineering for Robust WORM-Type Memristor,” Advanced Functional Materials 34, no. 42 (2024): 2404625.

[5] R. Khan, N. U. Rehman, S. Iqbal, S. Abdullaev, and H. M. Aldosari, “Resistive Switching Properties in Memristors for Optoelectronic Synaptic Memristors: Deposition Techniques, Key Performance Parameters, and Applications,” ACS Applied Electronic Materials 6, no. 1 (2023): 73–119.

[6] X. Liu, L. Xiong, H. Zhang, and J. Cao, “New Criteria of Event-Triggered Exponential State Estimation for Delayed Semi-Markovian Memristor-Based Neural Networks,” Expert Systems With Applications 224 (2023): 119938.

[7] Y. Yu, M. Xiao, D. Fieser, W. Zhou, and A. Hu, “Nanoscale Memristor Devices: Materials, Fabrication, and Artificial Intelligence,” Journal of Materials Chemistry C 12, no. 11 (2024): 3770–3810.

[8] K. Kang, W. Hu, and X. Tang, “Halide Perovskites for Resistive Switching Memory,” Journal of Physical Chemistry Letters 12, no. 48 (2021): 11673–11682.

[9] S.-Y. Kim, H. Zhang, and J. Rubio-Magnieto, “Operating Mechanism Principles and Advancements for Halide Perovskite-Based Memristors and Neuromorphic Devices,” Journal of Physical Chemistry Letters 15, no. 40 (2024): 10087–10103.

[10] C. Gonzales, A. Bou, A. Guerrero, and J. Bisquert, “Capacitive and Inductive Characteristics of Volatile Perovskite Resistive Switching Devices With Analog Memory,” Journal of Physical Chemistry Letters 15, no. 25 (2024): 6496–6503.

[11] J. Bisquert, “Hysteresis, Impedance, and Transients Effects in Halide Perovskite Solar Cells and Memory Devices Analysis by Neuron-Style Models,” Advanced Energy Materials 14, no. 26 (2024): 2400442.

[12] B. Li, W. Hui, X. Ran, et al., “Metal Halide Perovskites for Resistive Switching Memory Devices and Artificial Synapses,” Journal of Materials Chemistry C 7, no. 25 (2019): 7476–7493.

[13] R. Wang, M. Mujahid, Y. Duan, Z. K. Wang, J. Xue, and Y. Yang, “A Review of Perovskites Solar Cell Stability,” Advanced Functional Materials 29, no. 47 (2019): 1808843.

[14] G. Kim, H. Min, K. S. Lee, D. Y. Lee, S. M. Yoon, and S. I. Seok, “Impact of Strain Relaxation on Performance of α-Formamidinium Lead Iodide Perovskite Solar Cells,” Science 370, no. 6512 (2020): 108–112.

[15] J. Park, J. Kim, H.-S. Yun, et al., “Controlled Growth of Perovskite Layers With Volatile Alkylammonium Chlorides,” Nature 616, no. 7958 (2023): 724–730.

[16] S. Ling, S. Lin, Y. Wu, and Y. Li, “Toward Highly-Robust MXene Hybrid Memristor by Synergetic Ionotronic Modification and Two-Dimensional Heterojunction,” Chemical Engineering Journal 486 (2024): 150100.

[17] M. Kim, J. Jeong, H. Lu, et al., “Conformal Quantum Dot–SnO₂ Layers as Electron Transporters for Efficient Perovskite Solar Cells,” Science 375, no. 6578 (2022): 302–306.

[18] S. S. Ghodke, S. Kumar, S. Yadav, N. S. Dhakad, and S. Mukherjee, “Combinational Logic Circuits Based on a Power-and Area-Efficient Memristor With Low Variability,” Journal of Computational Electronics 23, no. 1 (2024): 131–141.

[19] M. Nawaria, S. Kumar, M. K. Gautam, et al., “Memristor-Inspired Digital Logic Circuits and Comparison With 90-/180-nm CMOS Technologies,” IEEE Transactions on Electron Devices 71, no. 1 (2024): 301–307.

[20] S. Kvatinsky, D. Belousov, S. Liman, et al., “MAGIC—Memristor-Aided Logic,” IEEE Transactions on Circuits and Systems II: Express Briefs 61, no. 11 (2014): 895–899.

[21] S. Kvatinsky, A. Kolodny, U. C. Weiser, and E. G. Friedman, “Memristor-Based IMPLY Logic Design Procedure,” in 2011 IEEE 29th International Conference on Computer Design (ICCD). IEEE, 2011, 142–147.

[22] S. Kvatinsky, N. Wald, G. Satat, A. Kolodny, U. C. Weiser, and E. G. Friedman, “MRL—Memristor Ratioed Logic.” in 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications. IEEE, 2012, 1–6.

[23] G. Liu, S. Shen, P. Jin, G. Wang, and Y. Liang, “Design of Memristor-Based Combinational Logic Circuits,” Circuits, Systems, and Signal Processing 40, no. 12 (2021): 5825–5846.

[24] M. Shooshtari, M. J. Través, S. Pahlavan, T. Serrano-Gotarredona, and B. Linares-Barranco, “Applying Hodgkin-Huxley Neuron Model for Perovskite Memristor in Circuit Simulation,” in 2024 IEEE International Conference on Metrology for eXtended Reality, Artificial Intelligence and Neural Engineering (MetroXRAINE). IEEE, 2024, 1077–1082.

[25] P. L. Thangkhiew, R. Gharpinde, and K. Datta, “Efficient Mapping of Boolean Functions to Memristor Crossbar Using MAGIC NOR Gates,” IEEE Transactions on Circuits and Systems I: Regular Papers 65, no. 8 (2018): 2466–2476.

[26] W. Chen, H. Sun, Y. Jin, H. Yang, Y. He, and X. Zhu, “Preparation of Bismuth-Based Perovskite Cs₃Bi₂I₆Br₃ Single Crystal for X-Ray Detector Application,” Journal of Materials Science: Materials in Electronics 34, no. 6 (2023): 496.

[27] Q. Sun, B. Xiao, L. Ji, et al., “Effect of Dimensional Expansion on Carrier Transport Behaviors of the Hexagonal Bi-Based Perovskite Crystals,” Journal of Energy Chemistry 66 (2022): 459–465.

[28] M. Daum, S. Deumel, M. Sytnyk, et al., “Self-Healing Cs₃Bi₂Br₃I₆ Perovskite Wafers for X-Ray Detection,” Advanced Functional Materials 31, no. 47 (2021): 2102713.

[29] T. L. Hodgkins, C. N. Savory, K. K. Bass, et al., “Anionic Order and Band Gap Engineering in Vacancy Ordered Triple Perovskites,” Chemical Communications 55, no. 21 (2019): 3164–3167.

[30] T. Prodromakis, C. Toumazou, and L. Chua, “Two Centuries of Memristors,” Nature Materials 11, no. 6 (2012): 478–481.

[31] L. Chua, “Resistance Switching Memories are Memristors,” in Handbook of Memristor Networks. Springer, 2019, 197–230.

[32] Y. V. Pershin and M. Di Ventra, “Memory Effects in Complex Materials and Nanoscale Systems,” Advances in Physics 60, no. 2 (2011): 145–227.

[33] J. Bisquert, “Current-Controlled Memristors: Resistive Switching Systems With Negative Capacitance and Inverted Hysteresis,” Physical Review Applied 20, no. 4 (2023): 044022.

[34] L. O. Chua and Sung Mo Kang, “Memristive Devices and Systems,” Proceedings of the IEEE 64, no. 2 (1976): 209–223.

[35] A. Bou, C. Gonzales, P. P. Boix, A. Guerrero, and J. Bisquert, “A Biology-Inspired Model for the Electrical Response of Solid State Memristors,” arXiv Preprint arXiv:2409.09307, 2024.

[36] J. Bisquert, “Hysteresis, Rectification, and Relaxation Times of Nanofluidic Pores for Neuromorphic Circuit Applications,” Advanced Physics Research 3, no. 8 (2024): 2400029.

[37] R. A. John, N. Shah, S. K. Vishwanath, et al., “Halide Perovskite Memristors as Flexible and Reconfigurable Physical Unclonable Functions,” Nature Communications 12, no. 1 (2021): 3681.

[38] F. Pêcheux, C. Lallement, and A. Vachoux, “VHDL-AMS and Verilog-AMS as Alternative Hardware Description Languages for Efficient Modeling of Multidiscipline Systems,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24, no. 2 (2005): 204–225.

[39] K. M. Yeom, S. U. Kim, M. Y. Woo, J. H. Noh, and S. H. Im, “Recent Progress in Metal Halide Perovskite-Based Tandem Solar Cells,” Advanced Materials 32, no. 51 (2020): 2002228.

[40] L. Qiu, S. He, Y. Jiang, and Y. Qi, “Metal Halide Perovskite Solar Cells by Modified Chemical Vapor Deposition,” Journal of Materials Chemistry A 9, no. 40 (2021): 22759–22780.

[41] C. Zhang, Y. Li, F. Yu, et al., “Visual Growth of Nano-HOFs for Low-Power Memristive Spiking Neuromorphic System,” Nano Energy 109 (2023): 108274.

[42] J. Bisquert, A. Guerrero, and C. Gonzales, “Theory of Hysteresis in Halide Perovskites by Integration of the Equivalent Circuit,” ACS Physical Chemistry Au 1, no. 1 (2021): 25–44.

[43] J. Bisquert and A. Guerrero, “Dynamic Instability and Time Domain Response of a Model Halide Perovskite Memristor for Artificial Neurons,” Journal of Physical Chemistry Letters 13, no. 17 (2022): 3789–3795.

[44] A. Guerrero, J. Bisquert, and G. Garcia-Belmonte, “Impedance Spectroscopy of Metal Halide Perovskite Solar Cells From the Perspective of Equivalent Circuits,” Chemical Reviews 121, no. 23 (2021): 14430–14484.

[45] M. Berruet, J. C. Pérez-Martínez, B. Romero, et al., “Physical Model for the Current–Voltage Hysteresis and Impedance of Halide Perovskite Memristors,” ACS Energy Letters 7, no. 3 (2022): 1214–1222.

[46] M. T. Khan, F. Khan, A. Al-Ahmed, S. Ahmad, and F. Al-Sulaiman, “Evaluating the Capacitive Response in Metal Halide Perovskite Solar Cells,” Chemical Record 22, no. 7 (2022): e202100330.

[47] C. Liu, J. Fan, X. Zhang, Y. Shen, L. Yang, and Y. Mai, “Hysteretic Behavior Upon Light Soaking in Perovskite Solar Cells Prepared via Modified Vapor-Assisted Solution Process,” ACS Applied Materials & Interfaces 7, no. 17 (2015): 9066–9071.

[48] A. Rizzo, F. Lamberti, M. Buonomo, et al., “Understanding Lead Iodide Perovskite Hysteresis and Degradation Causes by Extensive Electrical Characterization,” Solar Energy Materials and Solar Cells 189 (2019): 43–52.

[49] F. Wu, R. Pathak, K. Chen, B. Bahrami, W. H. Zhang, and Q. Qiao, “Inverted Current–Voltage Hysteresis in Perovskite Solar Cells,” ACS Energy Letters 3, no. 10 (2018): 2457–2460.

[50] Y. Li, S. Ling, R. He, et al., “A Robust Graphene Oxide Memristor Enabled by Organic Pyridinium Intercalation for Artificial Biosynapse Application,” Nano Research 16, no. 8 (2023): 11278–11287.

[51] J. Bisquert, “Electrical Charge Coupling Dominates the Hysteresis Effect of Halide Perovskite Devices,” Journal of Physical Chemistry Letters 14, no. 4 (2023): 1014–1021.

[52] K. Yan, B. Dong, X. Xiao, et al., “Memristive Property's Effects on the I–V Characteristics of Perovskite Solar Cells,” Scientific Reports 7, no. 1 (2017): 6025.

[53] S. Kvatinsky, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser, “Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, no. 10 (2014): 2054–2066.

[54] F. Lalchhandama, B. G. Sapui, and K. Datta, “An Improved Approach for the Synthesis of Boolean Functions Using Memristor Based IMPLY and INVERSE-IMPLY Gates,” in 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). IEEE, 2016, 319–324.

[55] W. Xu, Q. Zhu, and L. Zhao, “GlitchNet: A Glitch Detection and Removal System for SEIS Records Based on Deep Learning,” Seismological Research Letters 93, no. 5 (2022): 2804–2817.

[56] I. Gassoumi, L. Touil, and A. Mtibaa, “An Efficient QCA-Based Full Adder Design With Power Dissipation Analysis,” International Journal of Electronics Letters 11, no. 1 (2023): 55–67.

[57] I. Vourkas and G. C. Sirakoulis, “Emerging Memristor-Based Logic Circuit Design Approaches: A Review,” IEEE Circuits and Systems Magazine 16, no. 3 (2016): 15–30.

[58] S. Immareddy and A. Sundaramoorthy, “A Survey Paper on Design and Implementation of Multipliers for Digital System Applications,” Artificial Intelligence Review 55, no. 6 (2022): 4575–4603.

[59] J. Zheng, Z. Zeng, and Y. Zhu, “Memristor-Based Nonvolatile Synchronous Flip-Flop Circuits,” in 2017 Seventh International Conference on Information Science and Technology (ICIST), IEEE, 2017, 504–508.

[60] G. Žiemys, A. Giebfried, M. Becherer, I. Eichwald, D. Schmitt-Landsiedel, and S. Breitkreutz-V. Gamm, “Modeling and Simulation of Nanomagnetic Logic With Cadence Virtuoso Using Verilog-A,” Solid-State Electronics 125 (2016): 247–253.

RIGHTS & PERMISSIONS

2025 The Authors. SmartMat published by Tianjin University and John Wiley & Sons Australia, Ltd.