2.45 GHz 0.8 mW voltage-controlled ring oscillator (VCRO) in 28 nm fully depleted silicon-on-insulator (FDSOI) technology

Abstract

MOS bulk transistor is reaching its limits: sub-threshold slope (SS), drain induced barrier lowering (DIBL), threshold voltage (VT) and VDD scaling slowing down, more power dissipation, less speed gain, less accuracy, variability and reliability issues. Fully depleted devices are mandatory to continue the technology roadmap. FDSOI technology relies on a thin layer of silicon that is over a buried oxide (BOx). Called ultra thin body and buried oxide (UTBB) transistor, FDSOI transistors correspond to a simple evolution from conventional MOS bulk transistor. The capability to bias the back-gate allows us to implement calibration techniques without adding transistors in critical blocks. We have illustrated this technique on a very low power voltage-controlled oscillator (VCO) based on a ring oscillator (RO) designed in 28 nm FDSOI technology. Despite the fact that such VCO topology exhibits a larger phase noise, this design will address aggressively the size and power consumption reduction. Indeed we are using the efficient back-gate biasing offered by the FDSOI MOS transistor to compensate the mismatches between the different inverters of the ring oscillator to decrease jitter and phase noise. We will present the reasons which led us to use the FDSOI technology to reach the specifications of this PLL. The VCRO exhibits a 0.8 mW power consumption, with a phase noise about --94 dBc/Hz@1 MHz.

Keywords

nanoelectronics / FDSOI / UTBB / VCO / PLL

References

[1] Moore G E. Cramming more components onto integrated circuits. Electronics Magazine, 1965, 38(8) (4 pages)

[2] Fonseca A, de Foucauld E, Lorenzini P, . Low power 28 nm fully depleted silicon on insulator 2.45 GHz phase locked loop. Journal of Low Power Electronics, 2014, 10(1): 149–162

[3] Ahmed K, Schuegraf K. Transistor wars: Rival architectures face off in a bid to keep Moore’s law alive. IEEE Spectrum, Nov, 2011

[4] Jurczak M, Collaert N, Veloso A, . Review of FINFET technology. SOI Conference, 2009

[5] Temporiti E, Weltin-Wu C, Baldi D, . A 3.5 GHz wideband ADPLL with fractional spur suppression through TDC dithering and feedforward compensation. IEEE Journal of Solid-State Circuits, 2010, 45(12): 2723–2736

[6] Swaminathan A, Wang K J, Galton I. A wide-bandwidth 2.4 GHz ISM band fractional-N PLL with adaptive phase noise cancellation. IEEE Journal of Solid-State Circuits, 2007, 42(12): 2639–2650

[7] Bilhan E, Ying F, Meiners J M, . Spur-free fractional-N PLL utilizing precision frequency and phase selection. IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software, Dallas, 2006, 139–142

[8] Flatresse P, Wilson R. SOC Variability Reduction: The UTBB FD-SOI Way. Darmstadt: VARI, 2013

RIGHTS & PERMISSIONS

2014 Higher Education Press and Springer-Verlag Berlin Heidelberg