Emerging trend for LED wafer level packaging

Abstract

Currently most light emitting diode (LED) components are made with individual chip packaging technology. The main manufacturing processes follow conventional chip-based IC packaging. In the past several years, there has been an uprising trend in the IC industry to migrate from chip-based packaging to wafer level packaging (WLP). Therefore, there is a need for LEDs to catch up. This paper introduces advanced LED WLP technologies. The contents cover key enabling processes such as preparation of silicon sub-mount wafer, implementation of interconnection, deposition of phosphor, wafer level encapsulation, and their integration. The emphasis is placed on how to achieve high throughput, low cost manufacturing through WLP.

Keywords

light emitting diode (LED) / wafer level packaging (WLP)

References

[1] Lau J H, Lee R S W, Lee S W R. Chip Scale Package (CSP): Design, Materials, Process, Reliability, and Applications. New York: McGraw-Hill, 1999

[2] Vardaman J. Flip Chip and Wafer Level Packaging Trends and Market Forecasts. Techsearch, Austin, TX, USA, 2008

[3] Baron J, Yannou J M. Wafer Level Packaging: Technologies, Applications and Markets, Yole Development, Lyon, France, 2010

[4] Lee K H, Lee S W R. Screen printing of yellow phosphor powder on blue light emitting diode (LED) arrays for white light illumination. In: Proceedings of InterPACK’07, Vancouver, Canada, 2007, 19–24

[5] Zhang R, Lee S W R. Wafer level LED packaging with integrated DRIE trenches for encapsulation. In: Proceedings of the 9th International Conference on Electronic Packaging Technologies & High Density Packaging (ICEPT-HDP), Shanghai, China.2008, 1–6

[6] Chen K, Zhang R, Lee S W R. Integration of phosphor printing and encapsulant dispensing processes for wafer level LED array packaging. In: Proceedings of the 11th International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP), Xian, China. 2010, 1386–1392

[7] Zhang R, Lee S W R, Xiao D G, Chen H. LED packaging using silicon substrate with cavities for phosphor printing and copper-filled TSVs for 3D interconnection. In: Proceedings of the 61st Electronic Components & Technology Conference (ECTC), Orlando, FL. 2011, 1616–1621

[8] Park J H, Lee S J, Choi S M. Wafer level bonding for LED packaging using six sigma methodology. Solid State Phenomena, 2007, 124-126: 519–522

RIGHTS & PERMISSIONS

2014 Higher Education Press and Springer-Verlag Berlin Heidelberg