Comprehensive evaluation on Si/SiC hybrid switch including single-pulse avalanche and short-circuit robustness

Hang-Zhi Liu , Yu-Ming Zhou

Journal of Electronic Science and Technology ›› 2026, Vol. 24 ›› Issue (1) : 100349

PDF (4611KB)
Journal of Electronic Science and Technology ›› 2026, Vol. 24 ›› Issue (1) :100349 DOI: 10.1016/j.jnlest.2026.100349
research-article
Comprehensive evaluation on Si/SiC hybrid switch including single-pulse avalanche and short-circuit robustness
Author information +
History +
PDF (4611KB)

Abstract

In this paper, a comprehensive evaluation on the silicon/silicon carbide (Si/SiC) hybrid switch is performed through by experimental tests in terms of both electrical performance and robustness under extreme stresses. Based on the optional turn-on and turn-off delay times under the efficiency control mode obtained from the double-pulse test (DPT), both nondestructive and destructive single-pulse avalanche tests are conducted on the Si/SiC hybrid switch as well as on the two discrete device branches inside the hybrid switch. In addition, the avalanche voltage, critical avalanche energy, and peak avalanche current, which intrinsically characterize the unclamped-inductive-switching (UIS) avalanche characteristics, are carefully examined. In this way, the physical factors dominating the UIS characteristics of the hybrid switch, thus limiting its single-pulse avalanche withstand capability, are specifically and comprehensively identified; the underlying physical mechanisms are analyzed and revealed in depth, and how the gate control sequence affects the UIS characteristics of the hybrid switch is extensively investigated. We additionally carry out short-circuit (SC) tests under the fault-under-load (FUL) condition and perform a parallel in-depth analysis to experimentally determine which branch dominates the SC withstand capability of the hybrid switch. Our experimental study indicates that, for both SC robustness and single-pulse avalanche capability, the limiting factor is a single device branch among the two parallel discrete devices, and the UIS behavior is sensitive to the variation of the gate turn-off delay time Toff_delay. The study conducted in this paper not only provides deep academic insights into the electrical performance and reliability of the Si/SiC hybrid switch, but also offers fundamental theoretical principles and technical evidence to support more efficient and long-term reliable applications of the hybrid switch in the industrial fields.

Keywords

Gate switching delay / Hybrid switch / Si/SiC / Single-pulse avalanche / Short-circuit

Cite this article

Download citation ▾
Hang-Zhi Liu, Yu-Ming Zhou. Comprehensive evaluation on Si/SiC hybrid switch including single-pulse avalanche and short-circuit robustness. Journal of Electronic Science and Technology, 2026, 24(1): 100349 DOI:10.1016/j.jnlest.2026.100349

登录浏览全文

4963

注册一个新账户 忘记密码

CRediT authorship contribution statement

Hang-Zhi Liu: Conceptualization, Writing−original draft, Methodology, Validation, Writing−original draft. Yu-Ming Zhou: Methodology, Data curation, Visualization, Supervision, Writing – review & editing.

Declaration of competing interest

The authors declare no conflicts of interest.

Acknowledgment

This work was supported in part by the Anhui Provincial Natural Science Foundation Youth Project (Category C) under Grant No. 2508085QE184, the Opening Project of Key Laboratory of Power Electronics and Motion Control of Anhui Higher Education Institutions under Grant No. PEMC24004, the Anhui University of Technology Young Teachers Research Fund under Grant No. QZ202412, and the Scientific Research Startup Fund for Introduced Talents of Anhui University of Technology under Grant No. QD202340.

References

[1]

A.Q. Huang, X.-Q. Song, L.-Q. Zhang, 6.5 kV Si/SiC hybrid power module: an ideal next step?, in: Proc. of IEEE Intl. Workshop on Integrated Power Packaging, Chicago, USA, 2015, pp. 64-67.

[2]

Z.-J. Li, C. Zhang, J.-J. Yu, et al., Dynamic gate delay time control of Si/SiC hybrid switch for loss minimization in voltage source inverter, IEEE J. Em. Sel. Top. P 10 (4) (2022) 4160-4170.

[3]

T.F. Zhao, J. He, An optimal switching pattern for “SiC+Si” hybrid device based voltage source converters, in: Proc. of the 2015 IEEE Applied Power Electronics Conference and Exposition (APEC), Charlotte, USA, 2015, pp. 1276-1281.

[4]

R.E. Mathieson, P.D. Judge, S. Finney, Si/SiC hybrid switch for improved switching and part-load performance, in: Proc. of the IEEE 21st Workshop on Control and Modeling for Power Electronics, Aalborg, Denmark, 2020, pp. 1-7.

[5]

J. Wang, Z.-J. Li, X. Jiang, C. Zeng, Z.J. Shen, Gate control optimization of Si/SiC hybrid switch for junction temperature balance and power loss reduction, IEEE Trans. Power Electron. 34 (2) (2019) 1744-1754.

[6]

Z.-J. Li, J. Wang, L.-F. Deng, et al., Active gate delay time control of Si/SiC hybrid switch for junction temperature balance over a wide power range, IEEE T, Power Electr. 35 (5) (2020) 5354-5365.

[7]

D. Woldegiorgis, M. Hossain, Z. Saadatizadeh, Y.-Q. Wei, H.A. Mantooth, Hybrid Si/SiC switches: a review of control objectives, gate driving approaches and packaging solutions, IEEE J. Em. Sel. Top. P 11 (2) (2023) 1737-1753.

[8]

J. He, R. Katebi, N. Weise, A current-dependent switching strategy for Si/SiC hybrid switch-based power converters, IEEE Trans. Ind. Electron. 64 (10) (2017) 8344-8352.

[9]

Z.-Z. He, Z.-J. Li, J.-J. Yu, X. Jiang, J. Wang, Multi-objective optimization control strategy for SiC/Si hybrid switches, in: Proc. of IEEE Energy Conversion Congress and Exposition, 2019, pp. 4558-4561,Baltimore, USA.

[10]

Z.-J. Li, J. Wang, B. Ji, Z.J. Shen, Power loss model and device sizing optimization of Si/SiC hybrid switches, IEEE T, Power Electr. 35 (8) (2020) 8512-8523.

[11]

Y.-S. Fu, H.-P. Ren, A novel single-gate driver circuit for SiC+Si hybrid switch with variable triggering pattern, IEEE Trans. Power Electron. 36 (10) (2021) 11953-11966.

[12]

Y.-S. Fu, Z.-R. Ma, H.-P. Ren, A low cost compact SiC/Si hybrid switch gate driver circuit for commonly used triggering patterns, IEEE Trans. Power Electron. 37 (5) (2022) 5212-5223.

[13]

X.-Q. Song, L.-Q. Zhang, A.Q. Huang, Three-terminal Si/SiC hybrid switch, IEEE Trans. Power Electron. 35 (9) (2020) 8867-8871.

[14]

N. Sunday Ugwuanyi, N.-C. Ugwuoke, P.I. Obi, Impact of grid-scale solar photovoltaic integration on power system performance, vokasi unesa bulletin of engineering, Technol. Appl. Sci. 2 (2) (2025) 189-198.

[15]

N.V. Laksmi B, M.S. Mubarok, M.Z. Effendi, W. Aribowo, T.-H. Liu, Cascaded AC-DC parallel boost-flyback converter for power factor correction, Int. J. Electron. Comput. 15 (1) (2025) 224-234.

[16]

J.-X. Wei, Z.-X. Wei, H. Fu, et al., Review on the reliability mechanisms of SiC power MOSFETs: a comparison between planar-gate and trench-gate structures, IEEE Trans. Power Electron. 38 (7) (2023) 8990-9005.

[17]

J. Wang, X. Jiang, Z.-J. Li, Z.J. Shen, Short-circuit ruggedness and failure mechanisms of Si/SiC hybrid switch, IEEE Trans. Power Electron. 34 (3) (2019) 2771-2780.

[18]

B.J. Baliga, Fundamentals of Power Semiconductor Devices, Springer, New York, USA, (2008).

PDF (4611KB)

12

Accesses

0

Citation

Detail

Sections
Recommended

/