Compiler-directed power optimization of high-performance interconnection networks for load-balancing MPI applications

{{article.zuoZheEn}}

PDF(563 KB)
PDF(563 KB)
Front. Comput. Sci. ›› 2007, Vol. 1 ›› Issue (1) : 94-105. DOI: 10.1007/s11704-007-0008-1

Compiler-directed power optimization of high-performance interconnection networks for load-balancing MPI applications

  • {{article.zuoZheEn}}
Author information +
History +

Highlights

{{article.highlightEn}}

Abstract

{{article.abstractEn}}

Author summary

{{article.authorSummayEn}}

Keywords

Cite this article

Download citation ▾
{{article.zuoZheEn_L}}. {{article.titleEn}}. Front. Comput. Sci., 2007, 1(1): 94‒105 https://doi.org/10.1007/s11704-007-0008-1

References

References

{{article.reference}}

RIGHTS & PERMISSIONS

{{article.copyright.year}} {{article.copyright.holder}}
PDF(563 KB)

Accesses

Citations

Detail

Sections
Recommended

/