Design of a hardware/software FPGA-based driver system for a large area high resolution CCD image sensor

Ying Chen , Wanpeng Xu , Rongsheng Zhao , Xiangning Chen

Photonic Sensors ›› 2013, Vol. 4 ›› Issue (3) : 274 -280.

PDF
Photonic Sensors ›› 2013, Vol. 4 ›› Issue (3) : 274 -280. DOI: 10.1007/s13320-014-0202-3
Article

Design of a hardware/software FPGA-based driver system for a large area high resolution CCD image sensor

Author information +
History +
PDF

Abstract

A hardware/software field programmable gate array (FPGA)-based driver system was proposed and demonstrated for the KAF-39000 large area high resolution charge coupled device (CCD). The requirements of the KAF-39000 driver system were analyzed. The structure of “microprocessor with application specific integrated circuit (ASIC) chips” was implemented to design the driver system. The system test results showed that dual channels of imaging analog data were obtained with a frame rate of 0.87 frame/s. The frequencies of horizontal timing and vertical timing were 22.9 MHz and 28.7 kHz, respectively, which almost reached the theoretical value of 24 MHz and 30 kHz, respectively.

Keywords

CCD imaging sensor / driver system / FPGA / state machine

Cite this article

Download citation ▾
Ying Chen, Wanpeng Xu, Rongsheng Zhao, Xiangning Chen. Design of a hardware/software FPGA-based driver system for a large area high resolution CCD image sensor. Photonic Sensors, 2013, 4(3): 274-280 DOI:10.1007/s13320-014-0202-3

登录浏览全文

4963

注册一个新账户 忘记密码

References

[1]

Kalomiros J A, Lygouras J. Design and evaluation of a hardware-software FPGA-based system for fast image processing. Microprocessors and Microsystems, 2008, 32(2): 95-106.

[2]

Miller B M, Rubinovich E Y. Image motion compensation at charge-coupled device photographing in delay-integration mode. Automation and Remote Control, 2007, 7(1): 45-54.

[3]

Miyata E, Natsukar C, Akutsu D. Fast and flexible CCD-driver system using fast DAC and FPGA. Nuclear Instruments and Methods in Physics Research A, 2001, 459(1-2): 157-164.

[4]

Wey H M, Guggenbuhl W. An improved correlated double sampling circuit for low noise charge-coupled devices. IEEE Transactions on Circuits and Systems, 1990, 37(12): 1559-1565.

[5]

Vega-Rodriguez M A, Sanchez-Perez J M, Gomez-Pulido J A. Real time image processing with reconfigurable hardware. The 8th IEEE International Conference on Electronics, Circuits and Systems, 2001, 1, 213-216.

[6]

Healey G E, Kondepudy R. Radiometric CCD camera calibration and noise estimation. IEEE Transactions on Pattern Analysis and Machine Intelligence, 2005, 16(3): 267-276.

[7]

Faraji H, MacLean W J. CCD noise removal in digital images. IEEE Transactions on Imaging Processing, 2006, 15(9): 2676-2685.

AI Summary AI Mindmap
PDF

124

Accesses

0

Citation

Detail

Sections
Recommended

AI思维导图

/