Design and optimization of BCCD in CMOS technology
Jing Gao, Yi Li, Zhi-yuan Gao, Tao Luo
Optoelectronics Letters ›› , Vol. 12 ›› Issue (5) : 321-324.
Design and optimization of BCCD in CMOS technology
This paper optimizes the buried channel charge-coupled device (BCCD) structure fabricated by complementary metal oxide semiconductor (CMOS) technology. The optimized BCCD has advantages of low noise, high integration and high image quality. The charge transfer process shows that interface traps, weak fringing fields and potential well between adjacent gates all cause the decrease of charge transfer efficiency (CTE). CTE and well capacity are simulated with different operating voltages and gap sizes. CTE can achieve 99.999% and the well capacity reaches up to 25 000 electrons for the gap size of 130 nm and the maximum operating voltage of 3 V.
[1] |
|
[2] |
|
[3] |
|
[4] |
|
[5] |
|
[6] |
|
[7] |
|
[8] |
|
[9] |
|
[10] |
Olivier Marcelot, Romain Molina, Matthieu Bouhier and Pierre Magnan, IEEE Transactions on Electron Devices 63, 1099 (2016).
|
[11] |
|
This work has been supported by the National Natural Science Foundation of China (Nos.61306070, 61404090 and 61674115).
/
〈 |
|
〉 |