Low power consumption high speed CMOS dual-modulus 15/16 prescaler for optical and wireless communications

Abstract

Frequency synthesizer is an important part of optical and wireless communication system. Low power comsumption prescaler is one of the most critical unit of frequency synthesizer. For the frequency divider, it must be programmable for channel selection in multi-channel communication systems. A dual-modulus prescaler (DMP) is needed to provide variable division ratios. DMP is considered as a critical power dissipative block since it always operates at full speed. This paper introduces a high speed and low power complementary metal oxide semiconductor (CMOS) 15/16 DMP based on true single-phase-clock (TSPC) and transmission gates (TGs) cell. A conventional TSPC is optimized in terms of devices size, and it is resimulated. The TSPC is used in the synchronous and asynchronous counter. TGs are used in the control logic. The DMP circuit is implemented in 0.18 μm CMOS process. The simulation results are provided. The results show wide operating frequency range from 7.143 MHz to 4.76 GHz and it comsumes 3.625 mW under 1.8 V power supply voltage at 4.76 GHz.

Keywords

Critical Path / Control Logic / Complementary Metal Oxide Semiconductor / Frequency Synthesizer / NAND Gate

References

[1] YuC.-l., MaoL.-h., XiaoX.-d.. Journal of Optoelectronics Laser, 2009, 20: 432

[2] XiaoX.-d., MaoL.-h., YuC.-l., ZhangS.-l., XieS.. Journal of Optoelectronics Laser, 2010, 21: 520

[3] J. Savoj and B. Razavi, A 10-Gb/s CMOS Clock and Data Recovery Circuit, Symp. on VLSL Circuits Dig. of Tech. Papers, 136 (2000).

[4] PelleranoS., LevantinoS., SamoriC., LacaitaA. L.. IEEE Journal of Solid-State Circuits, 2004, 39: 37

[5] Yan Dan-Lei, Integrated Circuits for Wideband Communication and Wireless Sensor Networks, RFIT, Integrated Circuits for Wideband Communication and Wireless Sensor Networks, Proceedings. IEEE International Workshop, 219 (2005).

[6] S. K. Singh, T. K. Bhattacharyya and A. Dutta, Fully Integrated CMOS Frequency Synthesizer for ZigBee Applications, 18th International Conference 780 (2005).

[7] KrishnapuraN., KingetP. R.. IEEE Journal of Solid-State Circuits, 2000, 35: 1019

[8] ShuK., Sanchez-SinencioE.. IEEE Journal of Solid-State Circuits, 2003, 38: 866

[9] YangC. Y., DehngC. K., HsuJ. M., LiuS. I.. IEEE Journal of Solid-State Circuits, 1998, 33: 1568

[10] LarssonP.. IEEE Journal of Solid-State Circuits, 1996, 31: 744

[11] SoaresJ. N.Jr., Van NoijeW. A. M.. IEEE J. Solid-State Circuits, 1999, 34: 97

[12] YuX. P., DoM. A., LimW. M., YeoK. S., MaJ. G.. Design and Optimization of the Extended True Single-Phase Clock-Based PrescalerIEEE Trans. on Microw. Theory Tech., 2006, 54: 3828

[13] SengY. K., ChyeB. C., MengL. W.. IEEE Trans. on Circuits and systems, 2010, 57: 72

[14] HuangQ., RogenmoserR.. A Glitch-Free Single-Phase Dff for Gigahertz ApplicationsLondon, Proc. IEEE 1994 ISCAA, 1994, 4: 11

[15] HuangQ., RogenmoserR.. IEEE J. Solid-State Circuits, 1996, 31: 456

[16] Y. Tang, A. Aktas, M. Ismail and S. Bibyk, A Fully Inte-Grated Dual-mode Frequency Synthesizer for GSM and Wideband CDMA in 0.5 μm CMOS, 44th IEEE Midwest Symposium on Circuits and Systems, 866 (2000).

[17] ShY., YouY., KrC.. IEICE Trans. on Electron, 2003, E86-C: 496

[18] MaoX.J., YangH. Z., WangH.. IEEE Conf. Communin. Circuit and Systerm, 2006, 4: 2588

[19] ZengQ.-l., CaiJ.-y., WenG.-j., WangY.. Microelectronics, 2009, 39: 371

[20] YuanQ., YangH.-g., DongF.-y., ZhongL.. Journal of Semiconductors, 2008, 29: 794