Parity generator and parity checker in the modified trinary number system using savart plate and spatial light modulator

Abstract

The parity generators and the checkers are the most important circuits in communication systems. With the development of multi-valued logic (MVL), the proposed system with parity generators and checkers is the most required using the recently developed optoelectronic technology in the modified trinary number (MTN) system. This system also meets up the tremendous needs of speeds by exploiting the savart plates and spatial light modulators (SLM) in the optical tree architecture (OTA).

Keywords

Parity Checker / Basic Building Block / Spatial Light Modulator / Very Large Scale Integration / Information Polarization

References

[1] AvizienisA.. IRE Trans. Electron. & Comp., 1961, EC-10: 389

[2] DattaA. K., BasurayA., MukhopadhyayS.. Optics Letters, 1989, 14: 426

[3] T. Temel, A. Morgul and N. Aydin, Euromicro Symposium on Digital System Design, 80 (2004).

[4] GleskI., RunserR. J., PrucnalP. R.. Acta Phys. Slov., 2001, 5l: 151

[5] CollingsN., MiasS., WilkinsonT.D., TravisA. R. L., MooreJ. R., CrosslandW. A.. Proceedings of the SPIE, 2004, 5213: 40

[6] GolubM. A., AloniM., ManorG.. Proceedings of the SPIE, 2007, 6489: 64890I

[7] Amal K Ghosh, P. Pal Choudhury and A. Basuray, Proceedings on Innovations and Advanced Techniques in Systems, Computing Sciences and Software Engineering, 87 (2008).

[8] GhoshA. K., BasurayA.. Optoelectronics Letters, 2008, 4: 443

[9] GhoshA. K., RaulM.. Optoelectronics Letters, 2009, 5: 194

[10] Amal K Ghosh and Amitabha Basuray, the special issue on Optical Super Computing of the journal Natural Computing, 2009.

[11] Amal K Ghosh, Souradip Singha Roy, Sudipta Mandal and A. Basuray, Advanced Techniques in Computing Sciences and Software Engineering, 413 (2010).