Low power design of a field sequential color LCoS chip

Abstract

The low power design of a field sequential color (FSC) liquid crystal on silicon (LCoS) chip for near-to-eye application is presented in this paper. Dual power supplies are used in the design, that is, the supply for part of driving circuits is 3.3 V, and the one for the active matrix is 5.0 V. Serial-to-parallel conversion circuits are adopted to lower the pixel clock frequency of the chip. Also, an idle state is inserted into the pixel clock signal to decrease the switching activity factor to further reduce the power consumption. The LCoS chip is fabricated with 0.35 µm CMOS process and its power consumption is only about 300 mW.

Keywords

Power Consumption / CMOS Process / Idle State / Pixel Array / Integrate Circuit

References

[1] LeeJ., ChungY., OhC.-G.. IEEE Transactions on Consumer Electronics, 2001, 47: 278

[2] Jaejun Lee, Yunmo Chung and Chae-Gon Oh, International Conference on Consumer Electronics, 2001, 6.

[3] LiI.-Y., KiangJ.-F.. IEEE Transactions on Electron Devices, 2008, 55: 533

[4] Peter C. Baron, ADEAC, 2006, 138.

[5] ZhangF.-b., HoC.-Y., PengS.-l.. Chinese Journal Of Electron Device, 2007, 30: 633

[6] A. Chandrakasan and R. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publisher, 1995.

[7] K. Roy and S. Prasad, Low-Power CMOS VLSI Circuit Design, Wiley Interscience, 2000.

[8] Chenming Hu, Daniel Chou, Pratik Patel and Anupama Bowonder, Symposium on VLSI Technology, Systems and Applications, 2008, 14.