A new multilevel voltage source inverter configuration with minimum number of circuit elements

Abstract

An advanced configuration for multilevel voltage source converters is proposed. The proposed converter is able to apply asymmetrical DC sources. The configuration of the proposed inverter is well designed in order to provide the maximum number of voltage levels in output terminals using lower number of circuit devices. The authority of the proposed inverter versus the conventional H-bridge cascaded inverter and the most recently introduced ones, is verified with a provided comparison study. The proposed inverter is able to generate the desired voltage levels using a lower number of circuit devices including power semi-conductor switches, IGBTs, diodes, related gate driver circuits of switches and DC voltage sources. As a result, the total cost and installation area are considerably reduced and the control scheme gets simpler. To confirm the feasibility of the proposed multilevel structure, both the simulation and experimental results are provided and compared which shows good agreements.

Keywords

multilevel voltage source inverter / reduction of circuit components / symmetric inverter / asymmetric inverter

References

[1] OskueeM R J, KarimiM, RavadaneghS N, GevorkB. An innovative scheme of symmetric multilevel voltage source inverter with lower number of circuit devices [J]. IEEE Trans Ind Electrons, 2015, 62(11): 6965-6973

[2] BanaeiM R, KazemiF M, OskueeM R J. New mixture of hybrid stacked multicell with half-cascaded converter to increase voltage level [J]. IET Power Electron, 2013, 6(7): 1406-1414

[3] BanaeiM R, OskueeM R J, KazemiF M. Series H-bridge with stacked multicell inverter to quadruplicate voltage levels [J]. IET Power Electron, 2013, 6(5): 878-884

[4] AjamiA, OskueeM R J, KhosroshahiM T, MokhberdoranA O. Cascade multi-cell multilevel converter with reduced number of switches [J]. IET Power Electron, 2014, 7(3): 552-558

[5] BabaeiE, HosseiniS H, GharehpetianG B, TarafdarhaqueaM, SabahiM. Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology [J]. Electric Power Systems Research, 2007, 77: 1073-1085

[6] HinagoY, KoizumiH. A single-phase multilevel inverter using switched series/parallel DC voltage sources [J]. IEEE Trans Ind Electrons, 2010, 57(8): 2643-2650

[7] AjamiA, MohammadzadehB, OskueeM R J. Utilizing the cuckoo optimization algorithm for selective harmonic elimination strategy in the cascaded multilevel inverter [J]. ECTI Transactions on Electrical Eng, Electronics, and Communications, 2014, 12(1): 8-16

[8] DasS, NarayananG, PandeyM. Space-vector-based hybrid pulse width modulation techniques for a three-level inverter [J]. IEEE Trans Power Electron, 2014, 29(9): 4580-4591

[9] DeepakE S, AnilC S, SanjayS, FebiC, SajinaK RA novel multilevel inverter topology based on multi-winding multi-tapped transformers for improved wave shape requirements [C]// Power Electronics (IICPE), 2010 India International Conference on, 201128-30

[10] KouroS, MalinowskiM, GopakumarK, PouJ, FranqueloL G, BinWU, RodriguezJ, PerezM A, LeonJ I. Recent advances and industrial applications of multilevel converters [J]. IEEE Trans Ind Electrons, 2010, 57(8): 2553-2580

[11] LaaliS, AbbaszadehK, LesaniHA new algorithm to determine the magnitudes of dc voltage sources in asymmetric cascaded multilevel converters capable of using charge balance control methods [C]// IEEE International Conference on Electrical Machines and Systems (ICEMS), 2010IncheonIEEE56-61

[12] BabaeiE, HosseiniS H, GharehpetianG B, TarafdarM, Haquea, SabahiM. Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology [J]. Electric Power Systems Research, 2007, 77(8): 1073-1085

[13] BabaeiE. A cascade multilevel converter topology with reduced number of switches [J]. IEEE Trans Power Electrons, 2008, 23(6): 2657-2664

[14] ChoiW K, KangF SH-bridge based multilevel inverter using PWM switching function [C]// 31st International Telecommunications Energy Conference (INTELEC), 2009IncheonIEEE1-5

[15] HosseiniS H, FarakhorA, HaghighianS K. New cascaded multilevel inverter topology with minimum number of switches and sources [J]. Energy Conversion and Management, 2009, 50(11): 2761-2767

[16] HirotakaY, KoizumiH. A single-phase multilevel inverter using switched series/parallel DC voltage sources [J]. IEEE Trans. Ind. Electrons, 2010, 57(8): 2643-2650

[17] BanaeiM R, SalaryE. New multilevel inverter with reduction of switches and gate driver [J]. Energy Conversion and Management, 2011, 52(2): 1129-1136

[18] KangarluM F, BabaeiE, LaaliS. Symmetric multilevel inverter with reduced components based on non-insulated dc voltage sources [J]. IET Power Electron, 2012, 5(5): 571-581

[19] KangarluM F, BabaeiE. Cross-switched multilevel inverter: an innovative topology [J]. IET Power Electron, 2013, 6(4): 642-651

[20] AjamiA, RezaJ O M, Toopchi KhosroshahiM, MokhberdoranA. Cascade-multi-cell multilevel converter with reduced number of switches [J]. IET Power Electron, 2013, 7(3): 552-558

[21] BanaeiM R, OskueeM R J, KhounjahanH. Reconfiguration of semi-cascaded multilevel inverter to improve systems performance parameters [J]. IET Power Electron, 2014, 7(5): 1106-1112

[22] BabaeiE. Optimal topologies for cascaded sub-multilevel converters [J]. J Power Electron, 2010, 10(3): 251-261

[23] NaumanenV, LuukkoJ, SilventoinenP, PyrhonenJ, SarenH, RaumaK. Compensation of DC link voltage variation of a multilevel series-connected H-bridge inverter [J]. IET Power Electron, 2010, 3(5): 793-803

[24] LuS, MariethozS, CorzineK A. Asymmetrical cascade multilevel converters with noninteger or dynamically changing DC voltage ratios: Concepts and modulation techniques [J]. IEEE Trans Ind Electron, 2010, 57(7): 2411-2418

[25] LudoisD C, ReedJ K, VenkataramananG. Hierarchical control of bridge-of-bridge multilevel power converters [J]. IEEE Trans Ind Electrons, 2010, 57(8): 2679-2690