2.7–4.0 GHz PLL with dual-mode auto frequency calibration for navigation system on chip

Abstract

A 2.7–4.0 GHz dual-mode auto frequency calibration (AFC) fast locking PLL was designed for navigation system on chip (SoC). The SoC was composed of one radio frequency (RF) receiver, one baseband and several system control parts. In the proposed AFC block, both analog and digital modes were designed to complete the AFC process. In analog mode, the analog part sampled and detected the charge pump output tuning voltage, which would give the indicator to digital part to adjust the voltage control oscillator (VCO) capacitor bank. In digital mode, the digital part counted the phase lock loop (PLL) divided clock to judge whether VCO frequency was fast or slow. The analog and digital modes completed the auto frequency calibration function independently by internal switch. By designing a special switching algorithm, the switch of the digital and analog mode could be realized anytime during the lock and unlock detecting process for faster and more stable locking. This chip is fabricated in 0.13 μm RF complementary metal oxide semiconductor (CMOS) process, and the VCO supports the frequency range from 2.7 to 4.0 GHz. Tested 3.96 GHz frequency phase noise is −90 dBc/Hz@100 kHz frequency offset and −120 dBc/Hz@1 MHz frequency offset. By using the analog mode in lock detection and digital mode in unlock detection, tested AFC time is less than 9 μs and the total PLL lock time is less than 19 μs. The SoC acquisition and tracking sensitivity are about −142 dBm and −155 dBm, respectively. The area of the proposed PLL is 0.35 mm² and the total SoC area is about 9.6 mm².

Keywords

auto frequency calibration / phase lock loop / voltage control oscillator / lock time

References

[1] MohammadA S B, MamunB I R, JubayerJ, LabonnahF R, TaeG C. A compact transmit/receive switch for 2.4 GHz reader-less active RFID tag transceiver [J]. Journal of Central South University, 2015, 22(2): 546-551

[2] TsaiC S, GanK J, LinM S. Low phase noise and wide tuning range VCO using the MOS differential amplifier with active load [J]. Circuits and Systems, 2012, 3(4): 307-310

[3] ShiM X, TangB Y, PengA. A cascade tracking loop for weak GPS signals [J]. Applied Mechanics and Materials, 2015, 719–720: 1116-1123

[4] FerrissM, RylyakovA, TiernoJ A, AinspanH, FriedmanD J. A 28 GHz hybrid PLL in 32 nm SOI CMOS [J]. IEEE Journal of Solid-State Circuits, 2014, 49(4): 1027-1035

[5] QinP, LiJ, KangJ, LiX Y, ZhouJ. Low noise frequency synthesizer with self-calibrated voltage controlled oscillator and accurate AFC algorithm [J]. Journal of Semiconductors, 2014, 35(9): 095007

[6] SongB, LeeJ, KimK H, BurmJ W. A fast AFC technique with self-calibration for fast-locking PLLs [J]. International Journal of Electronics, 2013, 100(8): 1080-1091

[7] ShinJ W, ShinH C. A 1.9–3.8 GHz fractional-N PLL frequency synthesizer with fast auto-calibration of loop bandwidth and VCO frequency [J]. IEEE Journal of Solid-State Circuits, 2012, 47(3): 665-675

[8] LeeS T, FangS J, AllstotD J, BellaouarA, FridiA R, FontaineP A. A quad-band GSM-GPRS transmitter with digital auto-calibration [J]. IEEE Journal of Solid-State Circuits, 2004, 39(12): 2200-2214

[9] ChenZ J, CaiM. A GPS SoC with novel fast auto frequency calibration RF PLL [C]. IEEE International Conference on Electron Devices and Solid-State Circuits, 2014Chengdu, ChinaIEEE1-2

[10] LiDI, JingZ, YangY-t, WuX-f, ShiZ-c, LiuYang. Third-order active-RC complex filter with automatic frequency tuning for ZigBee transceiver applications [J]. Journal of Central South University, 2015, 22(3): 966-973

[11] WuC H, TsaiW C, TanC G, ChenC N, LiK I, HsuJ L, LoC L, ChenH H, SuS Y, ChenK T, ChenM, Shana'aO, ChouS H, ChienG. A GPS/Galileo SoC with adaptive in-Band blocker cancellation in 65nm CMOS [C]. IEEE International Solid-State Circuits Conference, 2011San FranciscoIEEE462-464

[12] MoonH W, LeeS Y, HeoS C, YuH Y, YuJ Y, ChangJ S, ChoiS I, ParkB H. A 23mW fully integrated GPS receiver with robust interferer rejection in 65nm CMOS [C]. IEEE International Solid-State Circuits Conference, 2010San FranciscoIEEE68-69

[13] JabbourC, FakhouryH, LoumeauP, NguyenV T. A reconfigurable low-pass/high-pass ADC suited for a zero-IF/low-IF receiver [J]. Analog Integrated Circuits and Signal Processing, 2014, 79(3): 479-491

[14] DragoS, LeenaertsD M W, NautaB, SebastianoF, MakinwaK A A, BreemsL J. A 200 μA duty-cycled PLL for wireless sensor nodes in 65 nm CMOS [J]. IEEE Journal of Solid-State Circuits, 2010, 45(7): 1305-1315

[15] KangS, ChienJ C, NiknejadA M. A W-band low-noise PLL with a fundamental VCO in SiGe for millimeter-wave applications [J]. IEEE Transactions on Microwave Theory and Techniques, 2014, 62(10): 2390-2404

[16] MoonY J, RohY S, JeongC J, YooC. A 4.39–5.26 GHz LC-tank CMOS voltage-controlled oscillator with small VCO-gain variation [J]. IEEE Microwave Wireless Component Letters, 2009, 19(8): 524-526

[17] ChoH, PuY G, KimS, KimY S, LeeK Y, KoS, ParkH C. A L1-Band RF receiver for GPS aplication in 0.13 μm CMOS technology [C]. International SoC Design Conference, 2008Busan, KoreaIEEE433-436

[18] CollinsD, KeadyA, SzczepkowskiG, FarrellR. A 90 nm, low power VCO with reduced KVCO and sub-band spacing variation [C]. New Circuits and Systems Conference, 2011NEWCASIEEE141

[19] RheeW E. Design of high-performance CMOS charge pumps in phase-locked loops [C]. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, 1999OrlandoIEEE545-548

[20] ChenP W, LinT Y, KeL W, YuR. A 0.13 μm CMOS quad-band GSM/GPRS/EDGE RF transceiver using a low-noise fractional-N frequency synthesizer and direct-conversion architecture [J]. IEEE Journal of Solid-State Circuits, 2009, 44(5): 1454-1463

[21] LouW F, FengP, WangH Y, WuN J. Low power fast settling multi-standard current reusing CMOS fractional-N frequency synthesizer [J]. Journal of Semiconductors, 2012, 33(4): 4-10

[22] TsitourasA, PlessasF, BirbasM, KalivasG. A 1 V CMOS programmable accurate charge pump with wide output voltage range [J]. Microelectronics Journal, 2011, 42(9): 1082-1089

[23] TiC L, LiuY H, LinT H. A 2.4-GHz fractional-N PLL with a PFD/CP linearization and an improved CP circuit [C]. IEEE International Symposium on Circuits and Systems, 2008SeattleIEEE1728

[24] LongQ, ZhuangY, YinY, LiZ R. Design of a CMOS multi-mode GNSS receiver VCO [J]. Journal of Semiconductors, 2012, 33(5): 1-6

[25] MarutaniM, AnbutsuH, KondoM, ShiraiN, YamazakiH, WatanabeY. An 18 mW 90 to 770 MHz synthesizer with agile auto-tuning for digital TV tuners [C]. IEEE International Solid-State Circuits Conference, 2006Dig. San FranciscoIEEE192-193