Noise degradation system using Wiener filter and CORDIC based FFT/IFFT processor

Abstract

On augmentation of past work, an effective Wiener filter and its application for noise suppression combined with a formed CORDIC based FFT/IFFT processor with improved speed were executed. The pipelined methodology was embraced for expanding the execution of the system. The proposed Wiener filter was planned in such an approach to evacuate the iteration issues in ordinary Wiener filter. The division process was supplanted by a productive inverse and multiplication process in the proposed design. An enhanced design for matrix inverse with reduced computation complexity was executed. The wide-ranging framework processing was focused around IEEE-754 standard single precision floating point numbers. The Wiener filter and the entire system design was integrated and actualized on VIRTEX 5 FPGA stage and re-enacted to approve the results in Xilinx ISE 13.4. The results show that a productive decrease in power and area is developed by adjusting the proposed technique for speech signal noise degradation with latency of n/2 clock cycles and substantial throughput result per every 12 clock cycles for n-bit precision. The execution of proposed design is exposed to be 31.35% more effective than that of prevailing strategies.

Keywords

Wiener filter / iterations / power spectrum / FFT/IFFT / floating point / noise suppression / speech enhancement / VLSI / speed / power / area

References

[1] ReynissonbR, KP, MulliganaT J. Definition of signal-to-noise ratio and its critical role in split-beam measurements [J]. ICES Journal of Marine Science, 2005, 62(1): 123-130

[2] BorowiczA. A signal subspace approach to spatio-temporal prediction for multichannel speech enhancement [J]. EURASIP Journal on Audio, Speech, and Music Processing, 2015, 1: 1-12

[3] MouradT, LotfiS, MouhamedB, AdnaneC. Wiener filtering application in the bionic wavelet domain for speech enhancement [J]. International Journal of Advancements in Computing Technology, 2012, 4(2): 146-160

[4] SivakumarJ, ThangavelK. Computed radiography skull image enhancement using Wiener filter [C]// International Conference on Pattern Recognition, Informatics and Medical Engineering (PRIME). Tamilnadu, 2012307-311

[5] LakshmiB, DharA S. VLSI architecture for low latency radix-4 CORDIC [J]. Computers & Electrical Engineering, 2011, 37(6): 1032-1042

[6] SadatAFFT for high speed OFDM wireless multimedia system [C], 2001938-942

[7] GarridoM, LinkopingG J, SanchezM A, GustafssonO. Pipelined radix-2(k) feedforward FFT architectures [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011, 21(1): 23-32

[8] VikasK, KailashC R, PreetamK. CORDIC-based VLSI architecture for real time implementation of flat top window [J]. Microprocessors and Microsystems, 2014, 38(8): 1063-1071

[9] MariaJ C, JavierV, VicencA, JoseM R. FPGA implementation of an OFDM-based WLAN receiver [J]. Microprocessors and Microsystems, 2012, 36(3): 232-244

[10] TahsinaF S, CeliaS. Noisy speech enhancement based on an adaptive threshold and a modified hard thresholding function in wavelet packet domain [J]. Digital Signal Processing, 2013, 23(3): 941-951

[11] BollS F. Suppression of acoustic noise in speech using spectral subtraction [J]. IEEE Trans Acoust, Speech, Signal Process, 1979, 27(2): 113-120

[12] EphraimY v, TreesH L. A signal subspace approach for speech enhancement [J]. IEEE Trans Speech Audio Process, 1995, 3(4): 251-266

[13] ChenJ-d, BenestyJ, HuangY-t, DocloS. New insights into the noise reduction Wiener filter [J]. IEEE Trans Speech Audio Process, 2006, 14(4): 1218-1233

[14] GannotS, BurshteinD, WeinsteinE. Iterative and sequential Kalman filter-based speech enhancement algorithms [J]. IEEE Transactions on Speech and Audio Processing, 1998, 6(4): 373-385

[15] SametiH, SheikhzadehH, DengL, BrennanR L. HMMbased strategies for enhancement of speech signals embedded in nonstationary noise [J]. IEEE Trans Speech Audio Process, 1998, 6(5): 445-455

[16] EliasK K, JoshuaD R, JohnM. A wiener filter approach to microphone leakage reduction in close-microphone applications [J]. IEEE Transactions on Audio, Speech, and Language Processing, 2012, 20(3): 767-779

[17] MuhammadF K, TrioA, MuhammadF, MuhammadF Z. Real-time architecture and FPGA implementation of adaptive general spectral substraction method [J]. Procedia Technology, 2013, 11: 191-198

[18] MessaoudA O. Real-time DSP and FPGA implementation of Wiener lms based multipath channel estimation in 3G CDMA systems [J]. Journal of VLSI Signal Processing Systems, 2007, 47(3): 259-279

[19] JhengH-y, ChenY-H, RuanS-j, QiZ-mFPGA implementation of high sampling rate in-car non-stationary noise cancellation based, on adaptive wiener filter [C], 2011114-117

[20] LakshmiB, DharA S. VLSI architecture for parallel radix-4 CORDIC [J]. Microprocessors and Microsystems, 2013, 37(1): 79-86

[21] FranciscoJ J, MiguelA S, JavierH, JulioV, EmilioL Z. Enhanced scaling-free CORDIC [J]. IEEE Transactions on Circuits and Systems, 2010, 57(7): 1654-1662

[22] ParkS Y, YuY J. Fixed-point analysis and parameter selections of MSR-CORDIC with applications to FFT designs [J]. IEEE Transactions on Signal Processing, 2012, 60(12): 6245-6256

[23] BhattacharyaK, DharA S, BanerjeeS. Architectural design and FPGA implementation of radix-4 CORDIC processor [J]. Microprocessors and Microsystems, 2010, 34(24): 96-101

[24] OrukluE, XiaoX, SaniieJ. Reduced memory and low power architectures for CORDIC-based FFT processors [J]. Journal of Signal Processing Systems, 2012, 66(2): 129-134

[25] YasodaiA, RamprasadA VAn efficient implementation of rotational radix-4 CORDIC based FFT processor [C], 2013, 5: 5125-5128

[26] MalashriA, ParamasivamC. Low power and memory efficient FFT architecture using modified CORDIC algorithm [J]. International Journal for Innovative Research and Studies, 2013, 2(5): 172-182

[27] YasodaiA, RamprasadA V. A new memory reduced radix-4 CORDIC processor for FFT operation [J]. IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), 2013, 2(5): 9-16

[28] YasodaiA, RamprasadA V. Memory less Z path eliminated very low power cordic based Fft processor [J]. Journal of Theoretical and Applied Information Technology, 2013, 58(2): 291-302

[29] LakshmiB, DharA S. VLSI architecture for low latency radix-4 CORDIC [J]. Computers and Electrical Engineering, 2011, 37(6): 1032-1042

[30] VirendraS C, MadhuS. Channel equalization using Weiner filter [J]. International Journal of Scientific Engineering and Technology, 2013, 2: 607-612

[31] SonawaneD N, SutaoneM S. High throughput iterative VLSI architecture for Cholesky factorization based matrix inversion [J]. International Journal of Computer Applications, 2011, 35(8): 10-15