NAND flash service lifetime estimate with recovery effect and retention time relaxation

Abstract

A service life model of NAND flash and threshold voltage shift process is proposed to calculate the service life and endurance. The relationships among achievable program/erase (P/E) cycles, recovery time, bad block rate and storage time are analyzed. The achievable endurance and service life of a NAND flash are evaluated based on a flash cell degradation and recovery model by varying recovery time, badblock rate, and storage time. It is proposed to improve the service lifetime of solid state disk by both relaxing the bad block rate limitation and retention time while extending the recovery time. The results indicate that endurance can be improved by 17 times if the storage time guarantee is reduced from 10 a to 1 a with 10⁵ s recovery time inserted between cycles.

Keywords

NAND flash / endurance / retention / recovery effect / program/erase (P/E) cycle

References

[1] GruppL M, CaulfieldA M, CoburnJ, SwansonS, YaakobiE, SiegelP H, WolfJ K. Characterizing flash memory: Anomalies, observations, and applications [C]. Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, 2009, New York, ACM: 24-33

[2] JEDEC Solid State Technology Association.JESD218A: JEDEC solid-state drive (SSD) requirements and endurance test method [R], 2011, Arlington, JEDEC

[3] PabloA ZTaking consumer MLC to extreme endurance [R], 2012, Santa Clara, Flash Memory Summit

[4] DongG-q, PanY-y, XieN, VaranasiC, ZhangTong. Estimating information-theoretical NAND flash memory storage capacity and its implication to memory system design space exploration [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012, 20(9): 1705-1714

[5] WangC-d, WongW-Fai. Extending the lifetime of NAND flash memory by salvaging bad blocks [C]. Proceedings of the Conference on Design, Automation and Test in Europe, 2012, San Jose, EDA Consortium: 260-263

[6] SMART Storage Systems: Why and how of ssd over provisioning [R]. Newark: SMART Storage Systems, 2012: 8–10.

[7] SunH-r, GraysonP, WoodB. Quantifying reliability of solid-state storage from multiple aspects [C]. 27th IEEE (MSST 2011) Symposium on Massive Storage Systems and Technologies and Co-located Events, 2011, Denver, MSST Committee: 234-240

[8] GhidiniG. Charge-related phenomena and reliability of non-volatile memories [J]. Microelectronics Reliability, 2012, 52(9): 1876-1882

[9] MielkeN, BelgalH, KalastirskyI, PranavK, KurtzA, MengQ R, RighosN, WuJ. Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling [J]. IEEE Transactions on Device and Materials Reliability, 2004, 4(3): 335-344

[10] YangH, KimH, ParkS, ChoiJ K, KimC, ParkM. Reliability issues and models of sub-90nm NAND flash memory cells [C]. International conference on Solid-State and Integrated Circuit Technology, 2006, Piscataway, IEEE: 760-762

[11] LeeJ D, ChoiJ H, ParkD, KimK, CoS E, DoG. Effects of interface trap generation and annihilation on the data retention characteristics of flash memory cells [J]. IEEE Transactions on Device Material Reliability, 2004, 4(1): 110-117

[12] JEDEC Solid State Technology Association.JEDEC47I: Stress-test-driven qualification of integrated circuits [R], 2012, Arlington, JEDEC

[13] MohanV, SiddiquaT, GurumurthiS, MirceaR. How I learned to stop worrying and love flash endurance [C]. HotStorage’10 Proceedings of the 2nd USENIX Conference on Hot Topics in Storage and File Systems, 2010, Berkeley, USENIX Association: 23-28

[14] ChenJ J, MielkeN R, HuK CFlash memory reliability, nonvolatile memory technologies with emphasis on flash: A comprehensive guide to understanding and using flash memory devices [M], 2010, Hoboken, Wiley Interscience: 32-34

[15] MielkeN, BelgalH, FazioA, MengQ, RighosN. Recovery effects in the distributed cycling of flash memories [C]. Proceedings of IEEE International Reliability Physics Symposium, 2006, Piscataway, IEEE: 29-35

[16] MiccoliC, CompagnoniC, BeltramiS, SpinelliA, ViscontiA. Threshold-voltage instability due to damage recovery in nanoscale nand flash memories [J]. IEEE Transactions on Electron Devices, 2011, 58(8): 2406-2414

[17] LiuR-s, YangC-l, WuWei. Optimizing NAND flash-based SSDs via retention relaxation [C]. Proceedings of the 10th USENIX conference on File and Storage Technologies, 2012, Berkeley, USENIX Association: 94-107