Virtual reconfigurable architecture for evolving combinational logic circuits

Abstract

A virtual reconfigurable architecture (VRA)-based evolvable hardware is proposed for automatic synthesis of combinational logic circuits at gate-level. The proposed VRA is implemented by a Celoxica RC1000 peripheral component interconnect (PCI) board with an Xilinx Virtex xcv2000E field programmable gate array (FPGA). To improve the quality of the evolved circuits, the VRA works through a two-stage evolution: finding a functional circuit and minimizing the number of logic gates used in a feasible circuit. To optimize the algorithm performance in the two-stage evolutionary process and set free the user from the time-consuming process of mutation parameter tuning, a self-adaptive mutation rate control (SAMRC) scheme is introduced. In the evolutionary process, the mutation rate control parameters are encoded as additional genes in the chromosome and also undergo evolutionary operations. The efficiency of the proposed methodology is tested with the evolutions of a 4-bit even parity function, a 2-bit multiplier, and a 3-bit multiplier. The obtained results demonstrate that our scheme improves the evolutionary design of combinational logic circuits in terms of quality of the evolved circuit as well as the computational effort, when compared to the existing evolvable hardware approaches.

Keywords

evolutionary algorithm / evolvable hardware / self-adaptive mutation rate control / virtual reconfigurable architecture

References

[1] CheangS M, LeeK H, LeungK S. Applying genetic parallel programming to synthesize combinational logic circuits [J]. IEEE Trans Evolutionary Computation, 2007, 11(4): 503-520

[2] MillerJ F, JobD, VassilevV K. Principles in the evolutionary design of digital circuits: Part I [J]. Genet Program Evol Mach, 2000, 1(1): 8-35

[3] ZhaoS-g, JiaoL-cheng. Multi-objective evolutionary design and knowledge discovery of logic circuits based on an adaptive genetic algorithm [J]. Genet Program Evol Mach, 2006, 7(3): 195-210

[4] GletteK, TorresenJ. A flexible on-chip evolution system implemented on a xilinx virtex-II pro device [C]. Proc 6th Int Conf Evolvable Systems: From Biology to Hardware (ICES). Sitges, Spain, 200566-75

[5] SekaninaL, FriedlS. An evolvable combinational unit for FPGAs [J]. Comput Inf (Slovakia), 2004, 23(5): 461-86

[6] WangJ, LeeC H. Evolutionary design of combinational logic circuits using vra processor [J]. IEICE Electronics Express, 2009, 6(3): 41-147

[7] Coello CoelloC A, ArturoH A. Design of combinational logic circuits through an evolutionary multiobjective optimization approach [J]. Artificial Intelligence for Engineering, Design, Analysis and Manufacture, 2002, 16(1): 39-53

[8] HilderJ, WalkerJ A, TyrrellA M. Use of a Multi-Objective fitness function to improve cartesian genetic programming circuits [C]. Proc NASA/ESA Conf Adaptive Hardware and Systems (AHS). Anaheim California, USA, 2010179-185

[9] WangJ, ChenQ-s, LeeC H. Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware [J]. IET Computers & Digital Techniques, 2008, 2(5): 386-400

[10] Coello CoelloC A, Zavala GutierrezR L, Mendoza GarciaB, Hernandez AguirreA. Automated design of combinational logic circuits using the ant system [J]. Engineering Optimization, 2002, 34(2): 109-127

[11] EibenA E, HinterdingR, MichalewiczZ. Parameter control in evolutionary algorithm [J]. IEEE Trans Evolutionary Computation, 1999, 3(2): 124-141

[12] StomeoE, KalganovaT, LambertC. Chose the right mutation rate for better evolve combinational logic circuits [J]. Int J Computational Intelligence, 2005, 2(4): 268-277

[13] VafaeeF, NelsonP C. A genetic algorithm that incorporates an adaptive mutation based on an evolutionary model [C]. Proc Int Conf Machine Learning and Applications (ICMLA). Miami Beach, Florida, USA, 2009101-107

[14] LinG M, KangL S, ChenY P, MckayB, SarkerR. A self-adaptive mutations with multi-parent crossover evolutionary algorithm for solving function optimization problems [C]. Proc Int Sym Intelligence Computation and Applications (ISICA). Wuhan, China, 2007157-168