Double-gate tunnel field-effect transistor: Gate threshold voltage modeling and extraction

Abstract

The tunnel field-effect transistor (TFET) is a potential candidate for the post-CMOS era. As one of the most important electrical parameters of a device, double gate TFET (DG-TFET) gate threshold voltage was studied. First, a numerical simulation study of transfer characteristic and gate threshold voltage in DG-TFET was reported. Then, a simple analytical model for DG-TFET gate threshold voltage V_TG was built by solving quasi-two-dimensional Poisson equation in Si film. The model as a function of the drain voltage, the Si layer thickness, the gate length and the gate dielectric was discussed. It is shown that the proposed model is consistent with the simulation results. This model should be useful for further investigation of performance of circuits containing TFETs.

Keywords

tunnel field-effect transistor / gated P-I-N diode / threshold voltage / modeling / extraction

References

[1] ReddickW M, AmaratungaG A J. Silicon surface tunnel transistor [J]. Applied Physics Letters, 1995, 67: 494-496

[2] AppenzellerJ, LinY M, KnochJ, AvourisP. Band-to-band tunneling in carbon nanotube field-effect transistors [J]. Physical Review Letters, 2004, 93: 196805-1

[3] BhuwalkaK K, SchulzeJ, EiseleI. Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering [J]. Electron Devices, IEEE Transactions on, 2005, 52: 909-917

[4] DobrovolskyV, RossokhatyV, CristoloveanuS. CONTUNT: Thin SOI control tunneling transistor [J]. Solid-State Electronics, 2006, 50: 754-757

[5] BoucartK, IonescuA M. Double-Gate tunnel fet with high-k gate dielectric [J]. Electron Devices, IEEE Transactions on, 2007, 54: 1725-1733

[6] SaurabhS, KumarM J. Novel attributes of a dual material gate nanoscale tunnel field-effect transistor [J]. Electron Devices, IEEE Transactions on, 2011, 58: 404-410

[7] ChakrabortyA A, KondekarP N, YadavM K. Drive current boosting and low sub-threshold swing obtained by P⁺ layer in double-gate tunnel FET[C]. 2012 International Conference on Enabling Science and Nanotechnology (ESciNano 2012), 2012, Piscataway, NJ, USA, IEEE: 2

[8] LowK L, ZhanC, HanG, YangY, GohK H, GuoP, TohE H, YeoY C. Device physics and design of a L-shaped germanium source tunneling transistor [J]. Japanese Journal of Applied Physics, 201251

[9] QinZ, WeiZ, SeabaughA. Low-subthreshold-swing tunnel transistors [J]. Electron Device Letters, IEEE, 2006, 27: 297-300

[10] WangP F, HilsenbeckK, NirschlT, OswaldM, StepperC, WeisM, Schmitt-LandsiedelD, HanschW. Complementary tunneling transistor for low power application [J]. Solid-State Electronics, 2004, 48: 2281-2286

[11] VerhulstA S, VandenbergheW G, MaexK, GroesenekenG. Boosting the on-current of a n-channel nanowire tunnel field-effect transistor by source material optimization [J]. Journal of Applied Physics, 2008, 104: 064514

[12] ChenS, Sern-LongO, Chun-HuatH, SamudraG, Yee-ChiaY. A variational approach to the two-dimensional nonlinear Poisson’s equation for the modeling of tunneling transistors [J]. Electron Device Letters, IEEE, 2008, 29: 1252-1255

[13] BoucartK, Mihai IonescuA. A new definition of threshold voltage in tunnel FETs [J]. Solid-State Electronics, 2008, 52: 1318-1323

[14] BoothR V, WhiteM H, Hon-SumW, KrutsickT J. The effect of channel implants on MOS transistor characterization [J]. Electron Devices, IEEE Transactions on, 1987, 34: 2501-2509

[15] IonescuA M, RielH. Tunnel field-effect transistors as energy-efficient electronic switches [J]. Nature, 2011, 479: 329-337

[16] LiuZ H, HuC, HuangJ H, ChanT Y, JengM C, KoP K, ChengY C. Threshold voltage model for deep-submicrometer MOSFETs [J]. Electron Devices, IEEE Transactions on, 1993, 40: 86-95

[17] BannaS R, ChanP C H, KoP K, NguyenC T, MansunC. Threshold voltage model for deep-submicrometer fully depleted SOI MOSFET’s [J]. Electron Devices, IEEE Transactions on, 1995, 42: 1949-1955