Design of 32 kbit one-time programmable memory for microcontroller units

Abstract

A 32 kbit OTP (one-time programmable) memory for MCUs (micro-controller units) used in remote controllers was designed. This OTP memory is used for program and data storage. It is required to apply 5.5 V to BL (bit-line) and 11 V to WL (word-line) for a OTP cell of 0.35 μm ETOX (EEPROM tunnel oxide) type by MagnaChip. We use 5 V transistors on column data paths to reduce the area of column data paths since they require small areas. In addition, we secure device reliability by using HV (high-voltage) transistors in the WL driver. Furthermore, we change from a static logic to a dynamic logic used for the WL driver in the core circuit. Also, we optimize the WD (write data) switch circuit. Thus, we can implement them with a small-area design. In addition, we implement the address predecoder with a small-area logic circuit. The area of the designed 32 kbit OTP with 5 V and HV devices is 674.725 μm×258.75 μm (=0.1745 mm²) and is 56.3% smaller than that using 3.3 V devices.

Keywords

one-time programmable memory / micro controller unit / EEPROM tunnel oxide / small-area

References

[1] HatanakaM., HidakaH.. Value creation in SOC/MCU applications by embedded non-volatile memory evolutions [C]. Proceeding of IEEE Asian Solid-state Circuits Conference, 2007JejuIEEE Press38-42

[2] ChaH. K., YunI., KimJ. B., SoB. C., ChunK., NamI., LeeK.. A 32-kB standard CMOS antifuse one-time programmable ROM embedded in a 16-bit Microcontroller[J]. IEEE Journal of Solid-State Circuits, 2006, 41(9): 2115-2124

[3] RobsonN., SafranJ., KothandaramanC., CesteroA., XiangC., RajeevakumarR., LeslieA., MoyD., KinhataT., IyerS.. Electrically programmable fuse (efuse): From memory redundancy to autonomic chips[C]. Proceeding of Custom integrated circuits conference, 2007San JoseIEEE Press799-804

[4] KimJ. H., KimD. H., JinL. Y., HaP. B., KimY. H.. Design of 1kb eFuse OTP memory IP with reliability considered [J]. Journal of Semiconductor Technology and Science, 2011, 11(2): 88-93

[5] KimY. H.Design of solid-state memories [M], 2009ChangwonChangwon National University Publishing. Korea135-185

[6] OhtsukaN., TanakaS., MiyamotoJ., SaitoS., AtusmiS., ImamiyaK., YoshikawaK., MatsukawaN., MoriS., AraiN., ShingawaT., KanekoY., MatsunagaJ., IizukaT.. A 4-Mbit CMOS EPROM [J]. IEEE Journal of Solid-State Circuits, 1987, 22(5): 669-675

[7] OhyaS., KikuchiM., NaritaY.. Single 5 V EPROM with sub-micron memory transistor and on-chip high voltage generator [C]. Electron devices meeting, New York, 1983, 29: 570-573

[8] KamayaM., HiguchiM., UraiT., NinomiyaK., WatanabeT., KoyamaS., JinboT.. 100 ns 4 Mbit (512 K × 8 bit) CMOS EPROM [C]. Proceeding of Fourteen European solid-state circuits conference, 1988ManchesterIEEE Press23-25

[9] HoeD. H. K., SchultzK. J., SalamaC. A. T., HadawayR. A., KempfP.. Cell and Circuit Design for Single-Poly EPROM [J]. IEEE Journal of Solid-state Circuits, 1989, 24(4): 1153-1157

[10] ParkH. J.Design of CMOS digital integrated circuits [M], 2008SeoulHongrung Publishing609-632

[11] LeeJ. H.Design of 1T-SRAM for display driver Ics[D], 2010Chang wonChangwon National University

[12] ManosP., HartC.. A self-aligned EPROM structure with superior data retention [J]. IEEE Eletron Device Letter, 1990, 11(7): 309-311

[13] BaekS. M.. A Design on low-power and small-area EEPROM for UHF RFID tag chips [J]. Korean Institute of Maritime Information and Communication Sciences, 2007, 11(12): 2366-2373

[14] MikoshibaH., HoriuchiT., HamanoK.. Comparison of drain structures in n-channel MOSFET’s [J]. IEEE Transaction on Electron Devices, 1986, 33(1): 140-144

[15] SachdevM.. Open defects in CMOS RAM address decoders [J]. Design & Test of Computers, 1997, 14(2): 26-33