Design of 512-bit logic process-based single poly EEPROM IP

Abstract

A single poly EEPROM cell circuit sharing the deep N-well of a cell array was designed using the logic process. The proposed cell is written by the FN tunneling scheme and the cell size is 41.26 μm², about 37% smaller than the conventional cell. Also, a small-area and low-power 512-bit EEPROM IP was designed using the proposed cells which was used for a 900 MHz passive UHF RFID tag chip. To secure the operation of the cell proposed with 3.3 V devices and the reliability of the used devices, an EEPROM core circuit and a DC-DC converter were proposed. Simulation results for the designed EEPROM IP based on the 0.18 μm logic process show that the power consumptions in read mode, program mode and erase mode are 11.82, 25.15, and 24.08 μW, respectively, and the EEPROM size is 0.12 mm².

Keywords

single poly EEPROM cell / Fowler-Nordheim tunneling / logic process / radio frequency identification / small area

References

[1] LeeJ. H., KimJ. H., LimG. H., KimT. H., LeeJ. H., ParkK. H., HaP. B., KimY. H.. Low-power 512-bit EEPROM designed for UHF RFID tag chip [J]. ETRI Journal, 2008, 30(3): 347-354

[2] RoizinY.. C-flash: An ultra-low power single poly logic NVM [C]. Proceedings of the Non-Volatile Semiconductor Memory Workshop/ International Conference on Memory Technology and Design, 2008, Opio, IEEE Press: 90-92

[3] XiJ.-t., YanN., CheW.-y., XuC.-h., WangX., YangY.-q., JianH.-y., MinHao.. Low-cost low-power UHF RFID tag with on-chip antenna [J]. Journal of Semiconductors, 2009, 30(7): 1-6

[4] BarnettR. E., LiuJin.. An EEPROM programming controller for passive UHF RFID transponders with gated clock regulation loop and current surge control [J]. Journal of Solid-State Circuit, 2008, 43(8): 1808-1815

[5] LiuD.-s., ZouX.-c., ZhangF., DengMin.. Embedded EEPROM memory achieving lower power-new design of EEPROM memory for RFID tag IC [J]. IEEE Circuits and Devices Magazine, 2006, 22(6): 53-59

[6] BartoloemoA. D., RuckerH., SchleyP., FoxA., LischkeS., NaK. Y.. A single-poly EEPROM cell for embedded memory applications [J]. IEEE Journal of Solid-State Electronics, 2009, 53(6): 644-648

[7] LinC. F., SunC. Y.. A single-poly EEPROM cell structure compatible to standard CMOS process [J]. IEEE Journal of Solid-State Electronics, 2007, 51(6): 888-893

[8] YaronG.. A 16K E/SUP 2/PROM employing new array architecture and designed-In reliability features [J]. Jounal of Solid-State Circuit, 1982, 17(5): 833-840

[9] UsamiM., SatoA., SameshimaK., WatananbeK., YoshigiH., ImuraR.. Power LSI: An ultra small RF identification chip for individual recognition applications [C]. Proceedings of the Solid-State Circuit Conference, 2003, London, IEEE Press: 398-501

[10] BaldiL., CascellaA., VajanaB.. A scalable single poly EEPROM cell for embedded memory applications [C]. Proceedings of the Solid-State Current Device Research Conference, 1995, Hague, IEEE Press: 217-220

[11] LeungK. N., MokK. T., LeungC. Y.. A 2-V 23μA 5.3ppm/°C Curvature-compensated CMOS bandgap voltage reference [J]. IEEE Journal of Solid-State Current, 2003, 38(3): 561-564

[12] OkudaY., TsukamotoT., HirakiM., ItoT.. A trimming-free CMOS bandgap reference circuit with sub-1-V-supply voltage operation [C]. Proceedings of the 2007 IEEE Symposium on VLSI Circuit, 2007, Kyoto, IEEE Press: 96-97

[13] DoyleJ., LeeY. J., KimY. B., WilschH., LombardiF.. A CMOS subbandgap reference circuit with 1-V power supply voltage [J]. IEEE Journal of Solid-State Current, 2004, 39(1): 252-255

[14] LeungK. N., MokP. K. T.. A CMOS voltage reference based on weighted ΔVGS for CMOS low-dropout linear regulators [J]. IEEE Journal of Solid-State Current, 2003, 38(1): 146-150

[15] LasanenK., KorkalaV., Raisanen-ruotsalainemE., KostamovaaraJ.. Design of a 1-V low power CMOS bandgap reference based on resistive subdivision [C]. Proceedings of the Custom Integrated Circuits Conference, 2008, San Jose, IEEE Press: 721-724