Effect of grain boundary on electric performance of ZnO nanowire transistor with wrap-around gate

Yu-ming Zhou , Yi-gang He

Journal of Central South University ›› 2011, Vol. 18 ›› Issue (4) : 1009 -1012.

PDF
Journal of Central South University ›› 2011, Vol. 18 ›› Issue (4) : 1009 -1012. DOI: 10.1007/s11771-011-0795-2
Article

Effect of grain boundary on electric performance of ZnO nanowire transistor with wrap-around gate

Author information +
History +
PDF

Abstract

A novel grain boundary (GB) model characterized with different angles and positions in the nanowire was set up. By means of device simulator, the effects of grain boundary angle and location on the electrical performance of ZnO nanowire FET (Nanowire Field-Effect Transistor) with a wrap-around gate configuration, were explored. With the increase of the grain boundary angle, the electrical performance degrades gradually. When a grain boundary with a smaller angle, such as 5° GB, is located close to the source or drain electrode, the grain boundary is partially depleted by an electric field peak, which leads to the decrease of electron concentration and the degradation of transistor characteristics. When the 90° GB is located at the center of the nanowire, the action of the electric field is balanced out, so the electrical performance of transistor is better than that of the 90° GB located at the other positions.

Keywords

ZnO nanowire / field-effect transistor / grain boundary / electrical performance

Cite this article

Download citation ▾
Yu-ming Zhou, Yi-gang He. Effect of grain boundary on electric performance of ZnO nanowire transistor with wrap-around gate. Journal of Central South University, 2011, 18(4): 1009-1012 DOI:10.1007/s11771-011-0795-2

登录浏览全文

4963

注册一个新账户 忘记密码

References

[1]

LookD. C.. Recent advances in ZnO materials and devices [J]. Material Science Engineering B, 2001, 80(1/2/3): 383-387

[2]

YangB.-c., LiuX.-y., GaoF., MaX.-long.. Photoluminescence properties of ZnO thin films prepared by DC magnetron sputtering [J]. Journal of Central South University of Technology, 2008, 15(4): 449-453

[3]

HsuehT. J., HsuC. L., ChangS. J., ChenI. C.. Laterally grown ZnO nanowire ethanol gas sensors [J]. Sensors and Actuat B, 2007, 126(2): 473-477

[4]

HuaG.-m., ZhangY., ZhangJ.-x., CaoX.-l., XuW., ZhangL.-de.. Fabrication of ZnO nanowire arrays by cycle growth in surfactantless aqueous solution and their applications on dye-sensitized solar cells [J]. Material Letter, 2008, 62(25): 4109-4111

[5]

DimitriadisC. A., KimuraM., MiyasakabM., InovebS., FarmakiscF. V., BrincJ., KamarinoscG.. Effect of grain boundaries on hot-carrier induced degradation in large grain polysilicon thin-film transistors [J]. Solid-State Electronics, 2000, 44(11): 2045-2051

[6]

BolognesiA., BerliocchiM., ManentiM., InoueS., FarmakisF. V., BriniJ., KamarinosG.. Effects of grain boundaries, field-dependent mobility, and interface trap states on the electrical characteristics of pentacene TFT [J]. IEEE Transactions on Electron Devices, 2004, 51(12): 1997-2003

[7]

FarmakisF. V., BriniJ., KamarinosG., AngelisC. T., DimitriadisC. A., MiyasakaM., OuisseT.. Grain and grain-boundary control of the transfer characteristics of large-grain polycrystalline silicon thin-film transistors [J]. Solid-State Electronics, 2000, 44(6): 913-916

[8]

EduraT., TakahashiH., NakataM., TsutsuiK., ItakaK., KoinumaH., MizunoJ., WadaY.. Electrical characterization of single grain and single grain boundary of pentacene thin film by nano-scale electrode array [J]. Current Applied Physics, 2006, 6(1): 109-113

[9]

YamaguchiK.. Modeling and characterization of polycrystalline-silicon thin-film transistors with a channel-length comparable to a grain size [J]. Journal Applied Physics, 2001, 89(1): 590-595

[10]

VallettaA., BonfigliettiA., RapisardaM., MariucciL., FortunatoG.. Grain boundary evaluation in sequentially laterally solidified polycrystalline-silicon devices [J]. Journal of Applied Physics, 2007, 101(9): 094502-094511

[11]

HossainF. M., NishiiJ., TakagiS., OhtomoA., FukumuraT., FujiokaH., OhnoH., KoinumaH., KawasakiM.. Modeling and simulation of polycrystalline ZnO thin-film transistors [J]. Journal of Applied Physics, 2003, 94: 7768-7777

[12]

KimuraM., InoueS., ShimodaT., EguchiT.. Dependence of polycrystalline silicon thin-film transistor characteristics on the grain-boundary location [J]. Journal of Applied Physics, 2001, 89(1): 596-600

[13]

YoonY. K., LinJ. S., PeartonS. J., GuoJ.. Role of grain boundaries in ZnO nanowire field-effect transistors [J]. Journal of Applied Physics, 2007, 101(2): 024301-024305

[14]

ChangP. C., LuJ. G.. ZnO nanowire field-effect transistors [J]. IEEE Transactions on Electron Devices, 2008, 55(11): 2977-2987

[15]

ThelanderC., AgarwalP., BrongersmaS., EymeryJ., FeinerL. F., ForchelA., SchefflerM., RiessW., OhlssonB. J., GoseleU., SamuelsonL.. Nanowire-based one-dimensional electronics [J]. Materials Today, 2006, 9(10): 28-35

AI Summary AI Mindmap
PDF

121

Accesses

0

Citation

Detail

Sections
Recommended

AI思维导图

/