Custom hardware design for peripheral artery disease detection: Field-programmable gate arrays and application-specific integrated circuits
Nazarkar Pravalika , A. Jabeena , Vetriveeran Rajamani
International Journal of Systematic Innovation ›› 2025, Vol. 9 ›› Issue (1) : 78 -97.
Custom hardware design for peripheral artery disease detection: Field-programmable gate arrays and application-specific integrated circuits
Atherosclerotic disorders, such as peripheral artery disease (PAD), have a significant negative impact on patient outcomes. Inadequate treatment and poor detection rates can result in cardiovascular complications and limb loss. There is great promise for improving the detection and treatment of PAD and other medical disorders through machine learning (ML) and artificial intelligence (AI) techniques. This paper highlights the use of field-programmable gate arrays (FPGAs) and application-specific integrated circuits (ASICs) to implement the fundamental ideas of AI and ML, specifically in the treatment of PAD. It emphasizes how these technologies can enhance drug selection, improve patient care, and refine disease phenotyping. This paper also describes how the integration of AI and ML with FPGA and ASIC technology can provide accurate and effective solutions to complex medical challenges, representing a significant breakthrough in medical analytics.
Application-Specific Integrated Circuits / Field-Programmable Gate Arrays / Machine Learning / Peripheral Arterial Disease
| [1] |
|
| [2] |
|
| [3] |
|
| [4] |
|
| [5] |
|
| [6] |
|
| [7] |
|
| [8] |
|
| [9] |
|
| [10] |
|
| [11] |
|
| [12] |
|
| [13] |
|
| [14] |
|
| [15] |
|
| [16] |
|
| [17] |
|
| [18] |
|
| [19] |
|
| [20] |
|
| [21] |
|
| [22] |
|
| [23] |
|
| [24] |
|
| [25] |
|
| [26] |
|
| [27] |
|
| [28] |
|
| [29] |
|
| [30] |
|
| [31] |
|
| [32] |
|
| [33] |
|
| [34] |
|
| [35] |
|
| [36] |
|
| [37] |
|
| [38] |
|
| [39] |
|
| [40] |
|
| [41] |
|
| [42] |
|
| [43] |
|
| [44] |
|
| [45] |
|
| [46] |
|
| [47] |
|
| [48] |
|
| [49] |
|
| [50] |
|
| [51] |
|
| [52] |
|
| [53] |
|
| [54] |
|
| [55] |
|
| [56] |
|
| [57] |
|
| [58] |
|
| [59] |
|
| [60] |
|
| [61] |
|
| [62] |
|
| [63] |
|
| [64] |
|
| [65] |
|
| [66] |
|
| [67] |
|
| [68] |
Ramya. (2024, April 23). Medical imaging and signal processing: Advancements enabled by FPGA design. Retrieved from vlsifirst.com |
| [69] |
|
| [70] |
|
| [71] |
|
| [72] |
|
| [73] |
|
| [74] |
|
| [75] |
|
| [76] |
|
| [77] |
|
| [78] |
|
| [79] |
|
| [80] |
|
| [81] |
|
| [82] |
|
| [83] |
|
| [84] |
|
| [85] |
|
| [86] |
|
| [87] |
|
| [88] |
|
| [89] |
|
| [90] |
|
| [91] |
|
| [92] |
|
| [93] |
|
| [94] |
|
| [95] |
|
| [96] |
Zynq Net: An FPGA-Accelerated Embedded Convolutional Neural Network. (2018). In Proceedings of the 15th ACM International Conference on Computing Frontiers (pp. 309-312). |
/
| 〈 |
|
〉 |