Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits

Hamideh KHAJEHNASIR-JAHROMI , Pooya TORKZADEH , Massoud DOUSTI

Front. Inform. Technol. Electron. Eng ›› 2022, Vol. 23 ›› Issue (8) : 1264 -1276.

PDF (25166KB)
Front. Inform. Technol. Electron. Eng ›› 2022, Vol. 23 ›› Issue (8) : 1264 -1276. DOI: 10.1631/FITEE.2100287
Orginal Article
Orginal Article

Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits

Author information +
History +
PDF (25166KB)

Abstract

Designing logic circuits using complementary metal-oxide-semiconductor (CMOS) technology at the nano scale has been faced with various challenges recently. Undesirable leakage currents, the short-effect channel, and high energy dissipation are some of the concerns. Quantum-dot cellular automata (QCA) represent an appropriate alternative for possible CMOS replacement in the future because it consumes an insignificant amount of energy compared to the standard CMOS. The key point of designing arithmetic circuits is based on the structure of a 1-bit full adder. A low-complexity full adder block is beneficial for developing various intricate structures. This paper represents scalable 1-bit QCA full adder structures based on cell interaction. Our proposed full adders encompass preference aspects of QCA design, such as a low number of cells used, low latency, and small area occupation. Also, the proposed structures have been expanded to larger circuits, including a 4-bit ripple carry adder (RCA), a 4-bit ripple borrow subtractor (RBS), an add/sub circuit, and a 2-bit array multiplier. All designs were simulated and verified using QCA Designer-E version 2.2. This tool can estimate the energy dissipation as well as evaluate the performance of the circuits. Simulation results showed that the proposed designs are efficient in complexity, area, latency, cost, and energy dissipation.

Keywords

Quantum-dot cellular automata (QCA) / Full adder / Ripple carry adder (RCA) / Add/sub circuit / Multiplier

Cite this article

Download citation ▾
Hamideh KHAJEHNASIR-JAHROMI, Pooya TORKZADEH, Massoud DOUSTI. Introducing scalable 1-bit full adders for designing quantum-dot cellular automata arithmetic circuits. Front. Inform. Technol. Electron. Eng, 2022, 23(8): 1264-1276 DOI:10.1631/FITEE.2100287

登录浏览全文

4963

注册一个新账户 忘记密码

References

RIGHTS & PERMISSIONS

Zhejiang University Press

AI Summary AI Mindmap
PDF (25166KB)

Supplementary files

FITEE-1264-22011-HKJ_suppl_1

FITEE-1264-22011-HKJ_suppl_2

523

Accesses

0

Citation

Detail

Sections
Recommended

AI思维导图

/