Parallel VLSI design for the fast 3-D DWT core algorithm

{{article.zuoZheEn}}

PDF(400 KB)
PDF(400 KB)
Front. Electr. Electron. Eng. ›› 2007, Vol. 2 ›› Issue (1) : 34-38. DOI: 10.1007/s11460-007-0006-y

Parallel VLSI design for the fast 3-D DWT core algorithm

  • {{article.zuoZheEn}}
Author information +
History +

Highlights

{{article.highlightEn}}

Abstract

{{article.abstractEn}}

Author summary

{{article.authorSummayEn}}

Keywords

Cite this article

EndNote

Ris (Procite)

Bibtex

Download citation ▾
{{article.zuoZheEn_L}}. {{article.titleEn}}. Front. Electr. Electron. Eng., 2007, 2(1): 34‒38 https://doi.org/10.1007/s11460-007-0006-y

References

Publishing order | Descend order by publishing year | Descend order by cited within

References

{{article.reference}}

RIGHTS & PERMISSIONS

{{article.copyright.year}} {{article.copyright.holder}}
PDF(400 KB)

Accesses

Citations

Detail
Sections
Recommended

/

〈 〉