Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme
{{custom_author.name}}, {{article.zuoZheEn}}
Power-efficient dual-edge implicit pulse-triggered flip-flop with an embedded clock-gating scheme
[{{custom_ref.label}}] |
{{custom_citation.content}}
CrossRef
ADS
Pubmed
arXiv
Google scholar
|
/
〈 | 〉 |