Design and analysis of carbon nanotube FET based quaternary full adders

Abstract

CMOS binary logic is limited by short channel effects, power density, and interconnection restrictions. The effective solution is non-silicon multiple-valued logic (MVL) computing. This study presents two high-performance quaternary full adder cells based on carbon nanotube field effect transistors (CNTFETs). The proposed designs use the unique properties of CNTFETs such as achieving a desired threshold voltage by adjusting the carbon nanotube diameters and having the same mobility as p-type and n-type devices. The proposed circuits were simulated under various test conditions using the Synopsys HSPICE simulator with the 32 nm Stanford comprehensive CNTFET model. The proposed designs have on average 32% lower delay, 68% average power, 83% energy consumption, and 77% static power compared to current state-of-the-art quaternary full adders. Simulation results indicated that the proposed designs are robust against process, voltage, and temperature variations, and are noise tolerant.

Keywords

Nanoelectronics / Carbon nanotube FET / Multiple-valued logic / Quaternary logic

References

[1] Asif, S., Vesterbacka, M., 2012. Performance analysis of radix-4 adders. Integr. VLSI J., 45(2):111–120. http://dx.doi.org/10.1016/j.vlsi.2011.09.004

[2] Balamurugan, G., Shanbhag, N.R., 2001. The twin-transistor noise-tolerant dynamic circuit technique. IEEE J. Sol.-State Circ., 36(2):273–280. http://dx.doi.org/10.1109/4.902768

[3] Chen, Y., Wang, B., Poa, P.C.H., , 2007. (n, m) selectivity of single-walled carbon nanotubes by different carbon precursors on Co-Mo catalysts. J. Am. Chem. Soc., 129(29):9014–9019. http://dx.doi.org/10.1021/ja070808k

[4] da Silva, R.C.G., Boudinov, H.I., Carro, L., 2006. A low power high performance CMOS voltage-mode quaternary full adder. IFIP Int. Conf. on Very Large Scale Integration, p.1130–1133. http://dx.doi.org/10.1109/VLSISOC.2006.313231

[5] Datla, R., 2009. Design and Validation of Quaternary Arithmetic Circuits. PhD Thesis, Southern Methodist University, USA.

[6] Datla, S.R., Thornton, M.A., Hendrix, L., , 2009. Quaternary Addition Circuits Based on SUSLOC Voltage-Mode Cells and Modeling with System Verilog©. 39th IEEE Int. Symp. on Multiple-Valued Logic, p.256–261. http://dx.doi.org/10.1109/ISMVL.2009.66

[7] Deng, J., 2007. Device Modeling and Circuit Performance Evaluation for Nanoscale Devices: Silicon Technology Beyond 45 nm Node and Carbon Nanotube Field Effect Transistors. PhD Thesis, Stanford University, USA.

[8] Deng, J., Wong, H.S.P., 2007a. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: model of the intrinsic channel region. IEEE Trans. Electron Dev., 54(12): 3186–3194. http://dx.doi.org/10.1109/TED.2007.909030

[9] Deng, J., Wong, H.S.P., 2007b. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Dev., 54(12):3195–3205. http://dx.doi.org/10.1109/TED.2007.909043

[10] Dubrova, E., 1999. Multiple-valued logic in VLSI: challenges and opportunities. Proc. NORCHIP Conf., p.340–350.

[11] Gelao, G., Marani, R., Diana, R., , 2011. Semi-empirical SPICE model for n-type conventional CNTFETs. IEEE Trans. Nanotechnol., 10(3):506–512. http://dx.doi.org/10.1109/TNANO.2010.2049499

[12] Hurst, S.L., 1984. Multiple-valued logic—its status and its future. IEEE Trans. Comput., 33(12):1160–1179. http://dx.doi.org/10.1109/TC.1984.1676392

[13] Kim, Y.B., Kim, Y.B., Lombardi, F., 2009. Novel design methodology to optimize the speed and power of the CNTFET circuits. 52nd IEEE Int. Midwest Symp. On Circuits and Systems, p.1130–1133. http://dx.doi.org/10.1109/MWSCAS.2009.5235967

[14] Liang, J., Chen, L., Han, J., , 2014. Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs. IEEE Trans. Nanotechnol., 13(4): 695–708. http://dx.doi.org/10.1109/TNANO.2014.2316000

[15] Lin, A., Patil, N., Ryu, K., , 2009. Threshold voltage and on–off ratio tuning for multiple-tube carbon nanotube FETs. IEEE Trans. Nanotechnol., 8(1):4–9. http://dx.doi.org/10.1109/TNANO.2008.2004706

[16] Lin, S., Kim, Y.B., Lombardi, F., 2011. CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol., 10(2):217–225. http://dx.doi.org/10.1109/TNANO.2009.2036845

[17] Mansoori, G.A., Soelaiman, T.F., 2005. Nanotechnology—an introduction for the standards. J. ASTM Int., 2(6):1–21. http://dx.doi.org/10.1520/JAI13110

[18] Marani, R., Perri, A.G., 2011. A compact, semi-empirical model of carbon nanotube field effect transistors oriented to simulation software. Current Nanosci., 7(2):245–253. http://dx.doi.org/10.2174/157341311794653613

[19] Marani, R., Perri, A.G., 2012. A DC model of carbon nanotube field effect transistor for CAD applications. Int. J. Electron., 99(3):427–444. http://dx.doi.org/10.1080/00207217.2011.629223

[20] Marani, R., Perri, A.G., 2014. Modelling of CNTFETs for computer aided design of A/D electronic circuits. Current Nanosci., 10(3):326–333. http://dx.doi.org/10.2174/15734137113096660124

[21] Marani, R., Gelao, G., Perri, A.G., 2013. Modelling of carbon nanotube field effect transistors oriented to SPICE software for A/D circuit design. Microelectron. J., 44(1):33–39. http://dx.doi.org/10.1016/j.mejo.2011.07.012

[22] Marani, R., Gelao, G., Perri, A.G., 2014. Comparison of ABM SPICE library with Verilog-A for compact CNTFET model implementation. Current Nanosci., 8(4):556–565. http://dx.doi.org/10.2174/157341312801784230

[23] Moaiyeri, M.H., Doostaregan, A., Navi, K., 2011. Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circ. Dev. Syst., 5(4):285–296. http://dx.doi.org/10.1049/iet-cds.2010.0340

[24] Moaiyeri, M.H., Navi, K., Hashemipour, O., 2012. Design and evaluation of CNFET-based quaternary circuits. Circ. Syst. Signal Process., 31(5):1631–1652. http://dx.doi.org/10.1007/s00034-012-9413-2

[25] Navi, K., Doostaregan, A., Moaiyeri, M.H., , 2011. A hardware-friendly arithmetic method and efficient implementations for designing digital fuzzy adders. Fuzzy Sets Syst., 185(1):111–124. http://dx.doi.org/10.1016/j.fss.2011.06.006

[26] Patel, V., Gurumurthy, K.S., 2010. Arithmetic operations in multi-valued logic. Int. J. VLSI Des. Commun. Syst., 1(1):21–32.

[27] Pedram, M., Wu, X., 1997. A new description of MOS circuits at switch-level with applications. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 80(10):1892–1901.

[28] Raychowdhury, A., Roy, K., 2005. Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE Trans. Nanotechnol., 4(2):168–179. http://dx.doi.org/10.1109/TNANO.2004.842068

[29] Raychowdhury, A., Roy, K., 2007. Carbon nanotube electronics: design of high-performance and low-power digital circuits. IEEE Trans. Circ. Systems I, 54(11):2391–2401. http://dx.doi.org/10.1109/TCSI.2007.907799

[30] Sharifi, F., Moaiyeri, M.H., Navi, K., , 2015. Quaternary full adder cells based on carbon nanotube FETs.J. Comput. Electron., 14(3):762–772. http://dx.doi.org/10.1007/s10825-015-0714-0

[31] Thoidis, I., Soudris, D., Karafyllidis, I., , 1998. Quaternary voltage-mode CMOS circuits for multiple-valued logic. IEE Proc.-Circ. Dev. Syst., 145(2):71–77. http://dx.doi.org/10.1049/ip-cds:19981763

[32] Wu, X., 1992. Theory of transmission switches and its application to design of CMOS digital circuits. Int. J. Circ. Theory Appl., 20(4):349–356. http://dx.doi.org/10.1002/cta.4490200402

[33] Wu, X., Prosser, F., 1996. Design theory of digital circuits at switch level. Sci.China Technol. Sci., 39(4):424–434.

[34] Yang, F., Wang, X., Zhang, D., , 2014. Chirality-specific growth of single-walled carbon nanotubes on solid alloy catalysts. Nature, 510(7506):522–524. http://dx.doi.org/10.1038/nature13434

RIGHTS & PERMISSIONS

2016 Zhejiang University and Springer-Verlag Berlin Heidelberg