数字电路可测性设计的一种故障定位方法

A Fault Location Approach for the Testable Realization of Logic Functions

本文亮点

{{article.highlightCn}}

Highlight

{{article.highlightEn}}

摘要

{{article.abstractCn}}

Abstract

{{article.abstractEn}}

作者总结

{{article.authorSummayCn}}

Author summay

{{article.authorSummayEn}}

参考文献

{{article.reference}}

版权

{{article.copyright.year}} {{article.copyright.holder}}