



metal–insulator–metal, high-switching speed, material diversity, and high-integration characteristics [16–20]. The conductive filament of RRAM is not formed in a specific area within the insulator layer, but rather in a random area, leading to increased instability and cycle-to-cycle or device-to-device variability in the memory device. To address this variability in a stable manner approaches such as stochastic, behavioral, and mesoscopic models, as well as limiting the switching oxide volume to improve reliability, are used [21, 22].

Among various insulating layers, the metal oxide is a major bipolar resistive switching material.  $\text{HfO}_x$  stands out as a representative material for RRAM owing to its advantages, such as fast switching speed, complementary metal-oxide semiconductor compatibility, and high-dielectric constant ( $\sim 25$ ) among a diverse range of metal oxides [23–26]. Memristors with  $\text{HfO}_2$  mostly conduct stochastic switching through conductive filaments [27]. Therefore, a single  $\text{HfO}_x$  layer exhibits an abrupt set process and an unstable set voltage. To stabilize such stochastic switching,  $\text{TiO}_x$  can be inserted into the bilayer structure [28, 29]. Furthermore,  $\text{TiO}_x$  is a promising candidate as a switching layer owing to its high-dielectric constant ( $\sim 33$ ), and high-dielectric permittivity [30–32].  $\text{TiO}_x$  is commonly deposited using several methods, including physical vapor deposition involving reactive sputtering and chemical vapor deposition, which includes atomic layer deposition (ALD). However, it is also possible to create a  $\text{TiO}_x$  layer by thermally oxidizing titanium metal at high temperatures with oxygen injection [33, 34]. The oxidation process has the advantage of being cost-effective in mass production as it can treat multiple devices in a single fabrication sequence. In addition, RRAM is being researched as a device capable of implementing neuromorphic computing in computing systems that mimic the operation of the biological brain [20, 35, 36]. An important factor in implementing neuromorphic computing is to create stable interactions between the pre- and post-synaptic neurons by applying external stimuli, ultimately constructing an artificial neural network (ANN) that mimics the neural network in which biological neurons interact to process information. Spike neural network (SNN), which is one type of ANN, mimics the neuron's spike-based information processing method. SNN utilizes discrete signals known as spikes, leading to advantages in power consumption and efficiency. The spikes in SNNs contain temporal information, enabling these neural networks to utilize time-based information [37]. Additionally, another time-dependent data processing method, reservoir computing, can be implemented using two-terminal memory devices with short-term memory characteristics [38]. These neural networks can be implemented through external pulse stimulation composed of various manipulation variables such as stimulus intensity, frequency, and the presence of previous stimuli,


applied to memristors, resulting in synaptic weight modulation.

Utilizing the structural features of VNAND to create a high-density VNAND-like, three-dimensional (3D) vertical RRAM (VRRAM) is a practical option for replacing flash memory [39–42]. VRRAM is created by alternately depositing a metallic planar electrode and a passivation layer followed by the creation of a large diameter trench. The switching layer is then uniformly generated on the trench's sidewall using methods such as ALD, sputtering, and metal oxidation. The pillar electrode is then patterned to complete the process. When creating the same number of cells, VRRAM exhibits higher fabrication efficiency and scalability as the lithographic process is simplified compared with a planar structure [43]. The conventional VRRAM experiences interlayer leakage currents owing to the vertical diffusion of electrons caused by a continuous switching layer [44]. These leakage currents impact adjacent cells, thus leading to issues, such as reduced efficiency, increased power consumption, and undesired read errors [45–47]. A self-aligned VRRAM featuring a restricted switching layer formed by oxidizing a plane electrode at high temperatures is proposed that is distinct from the conventional continuous switching layer. Utilizing devices with this structure allows improved device operation characteristics by physically preventing unnecessary ionic diffusion [48, 49]. The  $\text{TiO}_x$  layer generated through the oxidation process simplifies the fabrication process as it oxidizes the target metal without the need for additional lithographic and deposition processes.

In this study, we demonstrate a promising option for next-generation NVM through a self-aligned VRRAM with a Pt/ $\text{HfO}_2$ / $\text{TiO}_x$ /Ti stack to enhance synaptic performance. The uniformity and electrical stability of fundamental memory characteristics, such as endurance and retention, are verified through cycle-to-cycle and comparisons between layers. In addition, the improved sneak current issue with the  $\text{TiO}_x$  layer formed through oxidation is also verified through interlayer measurements. The potential application of these synaptic devices for neuromorphic computing systems is demonstrated by emulating various biological features of the human brain, including synaptic weight modulation through pulse train modulation, potentiation, depression, excitatory postsynaptic currents (EPSC), and spike-timing-dependent plasticity (STDP).

## 2 Experimental section

A Pt/ $\text{HfO}_2$ / $\text{TiO}_x$ /Ti 3D VRRAM device was fabricated using the following process. First, Ti (50 nm) for the plane electrode was deposited using radiofrequency reactive sputtering, and  $\text{SiO}_2$  (50 nm) for the passivation layer was created using plasma-enhanced chemical vapor



**Fig. 1** (a) Three-dimensional (3D) schematic of vertical resistive random-access memory (VRRAM). (b) Schematic with self-aligned cell configured around a planar Ti electrode. (c) Transmission electron microscopy (TEM) image of VRRAM. (d) EDS line scan at the second layer.


deposition. To fabricate the 3D stack structure, Ti and SiO<sub>2</sub> were alternately deposited in two cycles. Trench holes were patterned to make vertical RRAM cells, and dry etching was performed using an inductively coupled plasma etcher (Oxford ICP etcher) with CHF<sub>3</sub> gas. To make self-aligned TiO<sub>x</sub> by reacting with sidewall Ti inside the hole pattern, annealing was then performed at 400 °C for 10 min at ambient oxygen conditions. Subsequently, HfO<sub>2</sub> (3 nm) was deposited as the switching layer using ALD. The HfO<sub>2</sub> layer used TEMAHf as a precursor and ozone (O<sub>3</sub>) as a reactant at 350 °C. Subsequently, to apply bias to the plane electrode, contact pads of each plane electrode layer were patterned and dry etched. Finally, for the adhesion layer, a 10 nm thick layer of Ti and for the pillar electrode and Pt (100 nm) were deposited using an E-beam evaporator followed by a lift-off process. Electrical data using direct current (DC) pulses were measured using a semiconductor parameter analyzer (Keithley 4200-SCS) and an ultrafast 4225-PMU module.

### 3 Results and discussion

#### 3.1 Structural elements analysis of VRRAM

In Fig. 1(a), we illustrate the overall schematic of each

layer element composition in VRRAM. Although not evident in the overall schematic, the self-aligned TiO<sub>x</sub> layer formed between the planar electrode Ti and the pillar electrode Pt due to the thermal oxidation of Ti metal (after hole etching during the fabrication process) can be observed in Fig. 1(b). The description of the fabrication process flow is illustrated in Fig. S1(a) of the Electronic Supplementary Materials (ESM). Figure 1(c) presents a transmission electron microscopy (TEM) image of a cylindrical hole pattern. We can confirm the structural characteristics of the planar electrode (20 nm Ti) and passivation layer (a 50 nm SiO<sub>2</sub>). Furthermore, a relatively brighter image with the increased intensity at the edges of the Ti hole pattern due to thermal oxidation indicates the formation of the TiO<sub>x</sub> layer. Moreover, we observed the uniformly deposited HfO<sub>2</sub> switching layer and the Ti and Pt layers which served as the adhesion layer and the pillar electrode, respectively. In Fig. S1(b) of the ESM, the EDS mapping results of each element are presented. In Fig. 1(d), an EDS line scan conducted on the second floor is presented to verify the presence of the oxidation-formed TiO<sub>x</sub> layer. The oxygen ratio just before the Hf peak shows a significantly higher percentage, which is more than twice the oxygen percentage in the Ti layer. This indicates that the TiO<sub>x</sub> layer was formed between Ti and HfO<sub>2</sub> during high-temperature oxidation conditions.




**Fig. 2** XPS core level spectra of (a) Hf, (b) Ti, and (c) O 1s in  $\text{HfO}_2$  at etch level 1. O 1s in  $\text{TiO}_x$  at etch levels (d) 10, (e) 15, and (f) 22.

XPS analysis was conducted to investigate the chemical composition and elemental bonding in the switching layer. For XPS analysis, the  $\text{HfO}_2/\text{TiO}_x/\text{Ti}$  samples were also prepared using the same process method as that used for VRRAM. Figure 2(a) displays the XPS spectra of Hf 4f. The XPS spectra of Hf are deconvoluted into a doublet peak corresponding to the oxygen vacancy ratio, with a higher intensity representing the Hf 4f 7/2 and Hf 4f 5/2 components and a lower intensity corresponding to Hf 4f 7/2 and Hf 4f 5/2 [50]. Similarly, the XPS spectra of Ti deconvoluted in four peaks, as depicted in Fig. 2(b). Peaks formed at 458.6 eV and 464.28 eV represent the main valence state of  $\text{TiO}_x$ , specifically indicating  $\text{Ti}^{4+}$  4p 3/2 and 1/2, respectively. Peaks at lower intensities (461.8 eV and 456.4 eV), corresponding to Ti contributing to  $\text{Ti}^{3+}$ , potentially owing to insufficient activation of the oxide, could contribute to subsequent oxygen vacancy formation [51]. Analysis of O 1s in  $\text{HfO}_2$  XPS spectra at etch level 1 is presented in Fig. 2(c). A peak indicating the presence of nonlattice oxygen, which contributes to the formation of oxygen vacancies, was observed at 532.8 eV, while a peak representing the bonding between Hf and oxygen, indicating lattice oxygen, was observed at 531.03 eV. At etch level 10, an O 1s peak was observed, representing the O 1s spectra in the  $\text{TiO}_x$  layer formed by oxidation. Figures 2(d)–(f) illustrate the XPS spectra of O 1s in the  $\text{TiO}_x$  layer based on the etch level. Peaks corresponding

to lattice oxygen and nonlattice oxygen were formed at 530.42 eV and 532.1 eV, respectively. The area of lattice oxygen bonded to the metal showed a decreasing trend as the etch level increased, while nonlattice oxygen, which is involved in the formation of oxygen vacancies, appeared to be more concentrated in the bulk compared with the surface.

### 3.2 Electrical properties and comparison of operation in self-aligned VRRAM


Figure 3(a) depicts the electroforming process and bipolar resistive switching in the first metal (M1). When applying a dual sweep bias from 0 to  $-10$  V, an electroforming process is observed, transitioning from the initial state to the low-resistance state (LRS), as shown in the inset. To prevent hard breakdown during this process, the compliance current was set to  $100 \mu\text{A}$ . When a negative bias of 0 to  $-4$  V was applied, the device switched abruptly from a high-resistance state (HRS) to LRS. Similarly, applying a positive bias of 0 to 4 V allowed the transition from the LRS to HRS. Note that no additional compliance current was necessary for bipolar switching. The hysteresis loop during resistive switching in self-aligned VRRAM can be interpreted by the migration of oxygen ions within the oxide layer induced by the external electric field applied to each electrode [52, 53]. The electroforming and resistive switching in the second metal



**Fig. 3** (a)  $I$ - $V$  characteristic, (b) endurance with pulse, and (c) retention in the first metal layer. (d)  $I$ - $V$  characteristic, (e) endurance, and (f) Theme6 contentAck1 retention in the second metal layer.


(M2) were measured in the same way as in M1 and are depicted in Fig. 1(d). Both M1 and M2 switching graphs demonstrate stable operation over 20 cycles. The current distribution (100 cycles) for each metal floor is depicted in Figs. S2(a) and (b) of the ESM. Figures 3(b) and (e) illustrate the pulse endurance of M1 and M2 over 10000 cycles, respectively. Every read during the endurance test was applied at 0.5 V. Throughout all endurance tests, both the LRS and HRS maintained stable conductance levels, with minimal differences between levels in different layers. Figures 3(c) and (f) present the retention results at room temperature. Retention was also read at 0.5 V and demonstrates nonvolatile characteristics by maintaining stable current levels over cycles. Additionally, the stable cell-to-cell distribution of each layer is illustrated in Figs. S2(c) and (d) of the ESM. Based on prior experiments, self-aligned VRRAM exhibits uniform resistive bipolar switching, stable endurance over 10 000 cycles, and nonvolatile characteristics. Additionally, similar operating current levels are observed in each layer during bipolar switching. However, slight differences found in each experiment were attributed to the irregular  $\text{TiO}_x$  oxide layer resulting from variations in interface area owing to the slope created during the etching process.

To address the sneak current generated by the electron diffusion through the consecutive insulating layers in conventional VRRAM, the sneak current measurements



**Fig. 4** Schematic of the leakage current in (a) conventional VRRAM and (b) self-aligned VRRAM. (c) Current level switching of M1 while M2 retains the HRS. (d) The threshold voltage distribution of M1 depends on the resistance state of M2.

of the self-aligned VRRAM with a physically confined switching layer are presented. Figure 4(a) describes the ion diffusion during resistive switching in traditional VRRAM. Due to the continuous switching layer of the traditional VRRAM, an interlayer leakage current



**Fig. 5** Multilevel characteristics for (a) set and (b) reset processes. Multilevel retention in (c) LRS and (d) HRS.

occurs, which leads to undesired read errors and a decrease in device performance. On the other hand, Fig. 4(b) shows the movement of ions in self-aligned VRRAM. The self-aligned VRRAM can effectively prevent vertical ion diffusion through the physically limited  $\text{TiO}_x$  switching layer. During the sneak current experiment, M1 was switched between the LRS and HRS by applying set and reset voltages, while M2 remained in the HRS to measure the sneak current leaking during M1 operation. The results of 10 cycles of switching are summarized in a box plot in Fig. 4(c). M1 switches between the high-current level of the LRS (green) and the low-current level of HRS (yellow), while the box plot of M2, which represents the sneak current, shows that it maintains its initial current level of HRS regardless of the switching of M1. Moreover, the experiment investigating the switching of M1 and the threshold voltage ( $V_{th}$ ) according to the resistance state of M2 (inset) is shown in Fig. 4(d). The average  $V_{th}$  of M1 when M2 is in LRS is  $-2.72$  V, and the average  $V_{th}$  of M1 when M2 is in HRS is  $-2.56$  V, yielding a minor 6% difference. This demonstrates that the sneak current, which was caused by the structural disadvantage of VRRAM was reduced owing to the self-aligned cell of VRRAM fabricated using the thermal oxidation process.


Implementing a multilevel cell (MLC) with various conductance states is essential for multibit storage. MLC provides higher data storage density compared with basic memory cells that only store a single bit, thus enabling low-cost, high-efficiency devices [54, 55]. To implement MLCs, we gradually adjusted the levels of LRS by controlling the CC during the set process. As the applied CC became higher, the formed filament became stronger, thus enabling the implementation of MLC through resistance state modulation. As confirmed

in Fig. 5(a), an MLC differentiated into 16 states (from  $100 \mu\text{A}$  to  $5 \text{ mA}$ ) can achieve higher levels of LRS as the CC increases. To adopt an MLC during the reset process, an incrementally increasing reset voltage was applied to the LRS device. Figure 5(b) shows that by applying a reset bias from  $-3.5$  to  $-3.8$  V, an MLC was implemented which differentiated into 16 states, thus indicating that the HRS decreases as a stronger reset bias is applied. Figure 5(c) shows the retention for  $10^3$  s at a particular resistance state controlled by CC among the multiple levels of the LRS. Figure 5(d) is the retention of HRS according to the modifying reset voltage. We observed a noticeably discrete HRS that was stably maintained during the retention test according to the applied reset voltage. This demonstrates the implementation of MLC by intentionally controlling the resistance state by current limit and bias modulation without distinctive degradation.

The formation and rupture of conductive filaments, induced by the migration of oxygen vacancies owing to an external electric field, constitute the primary switching mechanism in RRAM. Figure 6(a) depicts a schematic of oxygen vacancy migration in the switching layer between the pillar electrode Pt and the planar electrode Ti. According to XPS results, the proportion of nonlattice oxygen contributing to oxygen vacancies is higher in the  $\text{TiO}_x$  layer compared with that in the  $\text{HfO}_2$  layer. Furthermore, ionic mobility in the insulator is faster in the  $\text{HfO}_2$  layer than in the  $\text{TiO}_x$  layer, thus leading to the precedence of conductive filament formation and dissolution in the  $\text{HfO}_2$  layer. In Fig. 6(b), the fitting of the  $I$ - $V$  curve based on Schottky emission is presented for a comprehensive analysis of the conduction mechanism. Schottky emission is obtained using equation:

$$J = A^* T^2 \exp \left[ \frac{-q \left( \phi_B - \sqrt{qE / (4\pi\epsilon_i)} \right)}{kT} \right], \quad (1)$$

where  $T$  is the absolute temperature,  $A^*$  is the Richardson constant,  $\phi_B$  is the Schottky barrier height,  $\epsilon_i$  is the permittivity of the insulator layer, and  $k$  is Boltzmann's constant [56]. The linear relationship between  $\ln I$  and  $\sqrt{V}$  from  $0.5$  to  $1.53$  V in the LRS and  $0.67$  V to  $1.96$  V in HRS signifies that Schottky emission is the primary switching mechanism of this self-aligned VRRAM. The intercept and slope, parameters derived from the Schottky emission formula, represent the barrier height and Schottky emission distance, respectively [57]. The intercepts in the LRS and HRS,  $12.008$  and  $17.299$  respectively, indicate a decrease in the Schottky barrier height upon transitioning from HRS to LRS, thus facilitating electron movement across the reduced barrier. Schottky emission refers to the emission of activated electrons that have obtained sufficient thermal energy to overcome the energy barrier. As indicated by the equation, the current density increases in proportion



**Fig. 6** (a) Schematic of the oxygen vacancy migration during the switching process. (b) Conduction mechanism fitting based on Schottky emission. (c) Variations of current levels in LRS and HRS as a function of the ambient temperature.

to  $T^2$ . Figure 6(c) shows the current levels of LRS and HRS measured by increasing the temperature by 10 K from 320 to 360 K. As the temperature increases, it can be observed that the current levels of both the LRS and HRS increase. This indicates that thermally excited electrons are emitted over the barrier in proportion to the temperature.


### 3.3 Applications for artificial synapse implementation

As illustrated in Fig. 7(a), the biological brain is composed of neurons interconnected via synapses that generate electrical and chemical signals. Synapses engage in the interaction of electrical signals between neurons, facilitating information processing. Pre-synaptic neurons release neurotransmitters in the synaptic cleft that eventually bind to post-synaptic receptors and are uptaken by postsynaptic neurons to achieve information transmission. This model is analogous to two-terminal memristors, modulating resistance states through oxygen vacancies formed between pillar and planar electrodes using external electrical stimulation [Fig. 7(b)]. To implement a neuromorphic computing system using a memristor as an artificial synaptic device that emulates biological synapses, a suitable change in conductance (i.e., synaptic weight) in response to pulse stimuli is essential. We applied various pulse stimulations to our self-aligned VRRAM to adjust synaptic weights utilizing it as a synaptic device.

We initially conducted experiments on EPSC demonstrating the modulation of postsynaptic electrical responses based on the intensity and frequency of external stimulations. EPSC encompasses spike-rate-dependent plasticity (SRDP), where stimuli of varying frequencies are applied while maintaining a constant intensity, and spike-amplitude-dependent plasticity (SADP), which modulates synaptic weight through changes in the amplitude of the stimulus. To implement the SRDP characteristics of neurons based on spike intervals in VRRAM, we applied 10 programming pulses using different interval times (1  $\mu$ s, 10  $\mu$ s, 100  $\mu$ s, 1 ms, and 10 ms). The pulse width was 50  $\mu$ s, and the amplitude was maintained at -1.8 V, followed by a 0.5 V/20  $\mu$ s read pulse after each pulse train. To investigate the decrease in the conductance based on interval time, an erasing pulse was applied after a -4 V set pulse with a pulse width of 50  $\mu$ s, an amplitude of 3.4 V, and an interval time identical to the preceding one. The detailed changes in conductance for each pulse scheme are presented in Figs. S3(a) and (b) of the ESM. We express conductance modulation in the form of an EPSC gain using equation:

$$EPSC_{\text{gain}} = \frac{G_{10}}{G_1}, \quad (2)$$

where  $G_{10}$  is the conductance after final pulse stimulation and  $G_1$  is the initial conductance. Figure 7(c) depicts the  $EPSC_{\text{gain}}$  with the programming pulse scheme. In this



**Fig. 7** (a) Conceptual illustration of signal transmission in human brain synapses. (b) The conceptual structure of biological and artificial synapses. Excitatory postsynaptic current (EPSC) gain modulation relative to interval time at (c) potentiation and (d) depression. EPSC gain modulation compared with pulse amplitude in (e) potentiation and (f) depression.


case, as the interpulse interval becomes shorter, the stimuli applied are stronger, thus resulting in the updating of a larger gain. The update rate of gain decreases as the interpulse interval increases. Figure 7(d) illustrates the  $EPSC_{\text{gain}}$  with erasing pulses. With shorter interpulse intervals, more potent erasing pulses are applied, thus resulting in a significant reduction in final conductance compared with the initial conductance, thus yielding a minimal  $EPSC_{\text{gain}}$ . As the interpulse interval increases, there is a minimal change compared with the initial conductance, thus leading to an  $EPSC_{\text{gain}}$  close to one.

Furthermore, we explored the characteristics of SADP using the self-aligned VRRAM. To achieve this, we applied 10 programming pulses ranging from  $-2$  to  $-4$  V with a  $0.5$  V increment and a consistent pulse width of  $50 \mu\text{s}$ . Additionally, a read pulse of  $0.5$  V/ $20 \mu\text{s}$  was applied. We observed a rapid increase in conductance during the pulse train as the amplitude increased. The variation in conductance which resulted from erasing pulses of different amplitudes is shown in Fig. S3(c) of the ESM. The modulation of conductance which is the result of 10 pulses is presented in the supplementary data. Additionally, Fig. 7(e) shows a comparison of the final conductance with the initial conductance indicating that  $EPSC_{\text{gain}}$  becomes larger at increasing pulse amplitudes. Upon application of the pulse train, we observed an increase in  $EPSC_{\text{gain}}$  ( $>81.22\%$ ) between the smallest amplitude pulse of  $-2$  V and the strongest pulse of  $-4$  V.

To observe the conductance variation induced by erasing pulses with different amplitudes, we applied 10 identical pulses with the same pulse width ( $50 \mu\text{s}$ ) and interval time, with amplitudes of  $4.2$  V,  $5$  V,  $5.4$  V,  $5.8$  V, and

$6$  V. Subsequently, a read pulse of  $0.5$  V/ $20 \mu\text{s}$  was applied after each pulse to analyze the conductance variation. The plot of the deviation in conductance due to erasing pulses at each amplitude is presented in Fig. S3(d) of the ESM. As the amplitudes of the erasing pulses increased, there was a significant decrease from the initial conductance. Figure 7(f) demonstrates a reduction in  $EPSC_{\text{gain}}$  as the intensity of the erasing pulse increases. The gain of the strongest erase pulse ( $6$  V) decreased by  $76.79\%$  compared with that of the weakest intensity pulse ( $4.2$  V). This indicates that self-aligned VRRAM can effectively mimic synaptic properties that regulate the synaptic weight at the post-synaptic neuron, depending on the intensity of the stimulus transmitted at the pre-synaptic neuron.

The biological synapse exhibits STDP, adjusting the synaptic weight based on the time interval between the pre- and post-synaptic spikes. STDP is considered an essential function as the synaptic device because it follows the Hebbian learning rule, where the connection strength between neurons is regulated by the relative timing of firing between two neurons. When the pre-synaptic spike occurs before the post-synaptic spike, the connection between the two synapses strengthens, thus leading to an increase in synaptic weight. Conversely, if the pre-synaptic spike follows the postsynaptic spike, the synaptic connection weakens, thus causing a decrease in synaptic weight. The waveform depicted in Fig. 8(a) was utilized to implement STDP in the self-aligned VRRAM modifying the stimulation timing between the pre- and post-synaptic neurons. Figure 8(b) illustrates the synaptic weight change as a function of  $\Delta t$ . The solid red line



**Fig. 8** (a) Prespike and postspike pulse schemes for spike-timing-dependent plasticity (STDP) measurements at  $\Delta t = 100 \mu\text{s}$ . (b) STDP results. (c) Activity-dependent synaptic plasticity (ADSP) behaviors of self-aligned VRRAM.

was fitted using equation:


$$\text{Synaptic weight change} = \begin{cases} A_+ \exp\left(-\frac{\Delta t}{\tau_+}\right), & \text{if } \Delta t > 0 \\ A_- \exp\left(-\frac{\Delta t}{\tau_-}\right), & \text{if } \Delta t < 0 \end{cases}, \quad (3)$$

where  $\Delta t$  is the time interval between pre/postsynaptic spikes,  $A_{\pm}$  represents the scaling factor, and  $\tau_{\pm}$  is the time constant of the exponential function [58]. When the prespike precedes the postspike, that is, when  $\Delta t$  is positive, the connection strength of the synaptic pair increases/decreases/changes, thus inducing a potentiating condition. Conversely, with a negative  $\Delta t$ , the connection strength decreases, thus leading to a depressing condition. Moreover, by increasing the interval time between spikes, creating significant differences in synaptic firing timing, we observed a reduction in the change of synaptic weight. This demonstrates the suitability of self-aligned VRRAM as a synaptic device within neuromorphic systems.

As shown, it is possible to regulate the response of the postsynaptic neuron by adjusting the frequency and amplitude of the pulse train. Further, in the biological brain's learning mechanism, minor learning experiences that do not surpass the threshold can act as catalysts for subsequent prominent learning processes. Preceding the main program pulse, experienced stimulations (pulses)

can influence the synaptic plasticity of the postsynaptic neuron, known as activity-dependent synaptic plasticity (ADSP) [58, 59]. Figure 8(c) depicts ADSP responses achieved using self-aligned VRRAM. The priming pulse (green), representing prior minor learning experiences, was set at a low amplitude ( $-1.5 \text{ V}$ ), insufficient to switch the device to an on state. Conversely, the programming pulse (red) representing the actual learning process was set at a higher voltage ( $-3 \text{ V}$ ). Following each pulse, a read pulse (blue) of  $0.5 \text{ V}/50 \mu\text{s}$  was applied. The upper panel demonstrates the modulation by applying only 20 read pulses without a priming pulse, thus confirming the initial state. Subsequently, the programming pulse was applied for learning, thus resulting in a current of  $377 \mu\text{A}$ . Following the application of 10 read pulses, a priming pulse was applied to assess the impact of experienced stimulation on activating the device. While the priming pulse did not immediately affect the current level, it yielded a higher current level ( $426 \mu\text{A}$ ) when the programming pulse was applied. This demonstrates that the priming pulse is not an adequately strong stimulus to cause total ionic migration in the memristor, but it can induce partial ionic migration, thus resulting in higher current levels in cases in which the applied (main) pulse has a higher voltage amplitude. Thus, the postsynaptic current regulated by the priming pulse demonstrates the implementation of one of the biological brain's learning mechanisms, namely ADSP, in VRRAM.

To replicate an artificial synapse mimicking the



**Fig. 9** Potentiation and depression under (a) identical pulse and (b) incremental pulse scheme conditions for linear conductance modulation. (c) Training results of pattern recognition with incremental pulse modulation. (d) Pattern recognition test after training.

biological synapse, various pulse analyses were conducted. Among them, long-term potentiation (LTP) and long-term depression (LTD) are essential synaptic functions [60, 61]. The interaction between the pre- and postsynaptic neurons through pulse stimulation results in either potentiation or depression. Two methods were employed to achieve effective implementation of both LTP and LTD. The first involved the representation of LTP and LTD using 50 consecutive identical programming pulses. Figure 9(a) illustrates a graph plotting the average, maximum, and minimum values of 10 cycles of 50 potentiation and depression pulses. The complete data for the 10 cycles are available in Fig. S4(a) of the ESM. For potentiation, pulses of  $-1.5\text{ V}/50\ \mu\text{s}$  were used, while for depression,  $1.45\text{ V}/50\ \mu\text{s}$  pulses were utilized, and a read pulse of  $0.5\text{ V}/50\ \mu\text{s}$  was employed. However, binary modulation of potentiation and depression using identical programming pulses does not satisfy the characteristics of analog synaptic plasticity. Using the second method (the incremental pulse scheme), more linear LTP and LTD responses are obtained, as shown in Fig. 9(b). For potentiation programming, we applied 10 programming pulses with amplitudes of  $-0.7\text{ V}$ ,  $-0.9\text{ V}$ ,  $-1\text{ V}$ ,  $-1.2\text{ V}$ , and  $-1.4\text{ V}$  with the same duration of  $50\ \mu\text{s}$ , thus resulting in a gradual change in conductance. During the depression, a sequence of 20 reset

pulses were applied for  $50\ \mu\text{s}$  at  $1.15\text{ V}$  and 10 pulses at  $1.3\text{ V}$ ,  $1.35\text{ V}$ , and  $1.4\text{ V}$ . This process demonstrated a linear reduction in conductance during the depression pulse sequence. The complete data for 10 cycles is presented in Fig. S4(b) of the ESM.

To evaluate the performance of the synaptic device for the neuromorphic system, pattern recognition simulations were conducted. In simulations, deep neural networks, a type of ANN, were used and employed the Modified National Institute of Standards and Technology (MNIST) database. The set of 60 000 MNIST training images, structured with 600 columns and 100 rows, constitutes input data processed through a nonlinear transformation across three hidden layers to yield an output across 10 nodes (representing labels from zero to nine). Figure 9(c) demonstrates the pattern recognition accuracy over 10 epochs using the conductance changes of LTP and LTD, utilizing both identical and incremental pulse schemes. The examples from the MNIST database for each pulse scheme are shown in Figs. S4(c) and (d) of the ESM. While the use of identical pulses showcased a final accuracy of 89.35%, the analysis employing the incremental pulse scheme revealed an improved accuracy of 94.78%. This demonstrates the potential of self-aligned VRRAM for enhanced utilization as a synaptic memristor based on linear conductance modulation. Utilizing the algorithm



trained from the previous training iteration, a simulation was performed using incremental programming pulse scheme data to determine the accuracy of labels for 10 000 test images from the MNIST database. The heat map of actual labels against predicted labels is shown in Fig. 9(d). Leveraging the algorithm trained with the previous set of 60 000 images, this simulation exhibited an improved recognition rate of 96.659%.

## 4 Conclusions

In this study, we fabricated a 3D VRRAM of Pt/HfO<sub>2</sub>/TiO<sub>x</sub>/Ti stack for application in neuromorphic computing. Structural imaging and elemental bonding states of each layer of the self-aligned VRRAM, including the TiO<sub>x</sub> layer through sidewall titanium thermal oxidation after hole-type trench etching, were confirmed using TEM and XPS. We confirmed the layer-wise bipolar switching stability, uniform cell-to-cell deviation, reliable endurance, and retention. Additionally, we addressed the interlayer interference through the electron diffusion-restricted cell. We successfully implemented biological synaptic functions, such as potentiation, depression, STDP, and ADSP using TiO<sub>x</sub>-based VRRAM as an artificial synaptic device. Finally, the self-aligned 3D VRRAM with the oxidized TiO<sub>x</sub> layer has the potential to be utilized in neuromorphic computing as a promising artificial synapse.

**Declarations** The authors declare that they have no competing interests and there are no conflicts.

**Author contributions** Subaek Lee: Device fabrication; Measurement; Formal analysis; Investigation – performed the experiments; Resources; Writing – original draft. Juri Kim: Device Fabrication; Data curation. Sungjun Kim: Conceptualization; Writing – review & editing; Resources; Project administration; Funding acquisition.

**Electronic supplementary materials** The online version contains supplementary material available at <https://doi.org/10.1007/s11467-024-1419-2> and <https://journal.hep.com.cn/fop/EN/10.1007/s11467-024-1419-2>.

**Acknowledgements** This work was supported in part by the National Research Foundation of Korea (NRF) grant funded by the Ministry of Science and ICT (No. 2021R1C1C1004422) and Korea Institute of Energy Technology Evaluation and Planning (KETEP) grant funded by the Korea government (MOTIE) under Grant No. 20224000000020.

## References

1. C. Monzio Compagnoni, A. Goda, A. S. Spinelli, P. Feeley, A. L. Lacaita, and A. Visconti, Reviewing the evolution of the NAND flash technology, *Proc. IEEE* 105(9), 1609 (2017)
2. R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, Introduction to flash memory, *Proc. IEEE* 91(4), 489 (2003)
3. P. Pavan, R. Bez, P. Olivo, and E. Zanoni, Flash memory cells – An overview, *Proc. IEEE* 85(8), 1248 (1997)
4. R. Micheloni, L. Crippa, C. Zambelli, and P. Olivo, Architectural and integration options for 3D NAND flash memories, *Computers* 6(3), 27 (2017)
5. Y. H. Hsiao, H. T. Lue, W. C. Chen, K. P. Chang, Y. H. Shih, B. Y. Tsui, K. Y. Hsieh, and C. Y. Lu, Modeling the impact of random grain boundary traps on the electrical behavior of vertical gate 3D NAND flash memory devices, *IEEE Trans. Electron Dev.* 61(6), 2064 (2014)
6. A. Goda, Recent progress on 3D nand flash technologies, *Electronics (Basel)* 10(24), 3156 (2021)
7. G. H. Lee, S. Hwang, J. Yu, and H. Kim, Architecture and process integration overview of 3D nand flash technologies, *Appl. Sci. (Basel)* 11(15), 6703 (2021)
8. A. Goda, 3-D NAND technology achievements and future scaling perspectives, *IEEE Trans. Electron Dev.* 67(4), 1373 (2020)
9. C. Y. Lu, Future prospects of NAND flash memory technology—the evolution from floating gate to charge trapping to 3D stacking, *J. Nanosci. Nanotechnol.* 12(10), 7604 (2012)
10. S. S. Kim, S. K. Yong, W. Kim, S. Kang, H. W. Park, K. J. Yoon, D. S. Sheen, S. Lee, and C. S. Hwang, Review of semiconductor flash memory devices for material and process issues, *Adv. Mater.* 35(43), 2370310 (2023)
11. J. S. Meena, S. M. Sze, U. Chand, and T. Y. Tseng, Overview of emerging nonvolatile memory technologies, *Nanoscale Res. Lett.* 9(1), 526 (2014)
12. N. K. Upadhyay, H. Jiang, Z. Wang, S. Asapu, Q. Xia, and J. Joshua Yang, Emerging memory devices for neuromorphic computing, *Adv. Mater. Technol.* 4(4), 1800589 (2019)
13. G. Molas and E. Nowak, Advances in emerging memory technologies: From data storage to artificial intelligence, *Appl. Sci. (Basel)* 11(23), 11254 (2021)
14. J. K. Lee and S. Kim, Comparative analysis of low-frequency noise based resistive switching phenomenon for filamentary and interfacial RRAM devices, *Chaos Solitons Fractals* 173, 113633 (2023)
15. T. Endoh, H. Koike, S. Ikeda, T. Hanyu, and H. Ohno, An overview of nonvolatile emerging memories-spintronics for working memories, *IEEE J. Emerg. Sel. Top. Circuits Syst.* 6(2), 109 (2016)
16. F. Zahoor, T. Z. Azni Zulkifli, and F. A. Khanday, Resistive random access memory (RRAM): An overview of materials, switching mechanism, performance, multi-level cell (MLC) storage, modeling, and applications, *Nanoscale Res. Lett.* 15(1), 90 (2020)
17. J. Heo, Y. Cho, H. Ji, M. H. Kim, J. H. Lee, J. K. Lee, and S. Kim, Noise-assisted transport mechanism analysis and synaptic characteristics in ZrO<sub>x</sub>/HfAlO<sub>x</sub>-based memristor for neuromorphic systems, *APL Mater.* 11(11), 111103 (2023)
18. Z. Shen, C. Zhao, Y. Qi, W. Xu, Y. Liu, I. Z. Mitrovic, L. Yang, and C. Zhao, Advances of RRAM devices:

- Resistive switching mechanisms, materials and bionic synaptic application, *Nanomaterials (Basel)* 10(8), 1437 (2020)
19. D. Ju, S. Kim, and S. Kim, Highly uniform resistive switching characteristics of Ti/TaO<sub>x</sub>/ITO memristor devices for neuromorphic system, *J. Alloys Compd.* 961, 170920 (2023)
  20. Y. T. Li, S. B. Long, Q. Liu, H. B. Lü, S. Liu, and M. Liu, An overview of resistive random access memory devices, *Chin. Sci. Bull.* 56(28–29), 3072 (2011)
  21. J. B. Roldán, E. Miranda, D. Maldonado, A. N. Mikhaylov, N. V. Agudov, A. A. Dubkov, M. N. Koryazhkina, M. B. González, M. A. Villena, S. Poblador, M. Saludes-Tapia, R. Picos, F. Jiménez-Molinos, S. G. Stavrinides, E. Salvador, F. J. Alonso, F. Campabadal, B. Spagnolo, M. Lanza, and L. O. Chua, Variability in resistive memories, *Adv. Intell. Syst.* 5(6), 2200338 (2023)
  22. P. Stasner, N. Kopperberg, K. Schnieders, T. Hennen, S. Wiefels, S. Menzel, R. Waser, and D. J. Wouters, Reliability effects of lateral filament confinement by nano-scaling the oxide in memristive devices, *Nanoscale Horiz.* 9(5), 764 (2024)
  23. Y. Fang, Z. Yu, Z. Wang, T. Zhang, Y. Yang, Y. Cai, and R. Huang, Improvement of HfO<sub>x</sub>-based RRAM device variation by inserting ALD TiN buffer layer, *IEEE Electron Device Lett.* 39(6), 819 (2018)
  24. Y. C. Chen, Y. F. Chang, X. Wu, F. Zhou, M. Guo, C. Y. Lin, C. C. Hsieh, B. Fowler, T. C. Chang, and J. C. Lee, Dynamic conductance characteristics in HfO<sub>x</sub>-based resistive random access memory, *RSC Adv.* 7(21), 12984 (2017)
  25. H. K. Li, T. P. Chen, S. G. Hu, P. Liu, Y. Liu, P. S. Lee, X. P. Wang, H. Y. Li, and G. Q. Lo, Study of multilevel high-resistance states in HfO<sub>x</sub>-based resistive switching random access memory by impedance spectroscopy, *IEEE Trans. Electron Dev.* 62(8), 2684 (2015)
  26. M. L. Urquiza, M. M. Islam, A. C. T. Van Duin, X. Cartoixà, and A. Strachan, Atomistic insights on the full operation cycle of a HfO<sub>2</sub>-based resistive random access memory cell from molecular dynamics, *ACS Nano* 15(8), 12945 (2021)
  27. F. De Stefano, M. Houssa, V. V. Afanas'Ev, J. A. Kittl, M. Jurczak, and A. Stesmans, Nature of the filament formed in HfO<sub>2</sub>-based resistive random access memory, *Thin Solid Films* 533, 15 (2013)
  28. A. Hardtdegen, C. La Torre, F. Cuppers, S. Menzel, R. Waser, and S. Hoffmann-Eifert, Improved switching stability and the effect of an internal series resistor in HfO<sub>2</sub>/TiO<sub>x</sub> bilayer ReRAM cells, *IEEE Trans. Electron Dev.* 65(8), 3229 (2018)
  29. S. Ban and O. Kim, Improvement of switching uniformity in HfO<sub>x</sub>-based resistive random access memory with a titanium film and effects of titanium on resistive switching behaviors, *Jpn. J. Appl. Phys.* 53(6S), 06JE15 (2014)
  30. Y. J. Huang, T. H. Shen, L. H. Lee, C. Y. Wen, and S. C. Lee, Low-power resistive random access memory by confining the formation of conducting filaments, *AIP Adv.* 6(6), 065022 (2016)
  31. H. Y. Liu, Y. L. Hsu, and Y. X. Zheng, Investigation of oxygen deficiency-rich/oxygen deficiency-poor stacked TiO<sub>2</sub> based resistive random access memory by mist chemical vapor deposition, *Ceram. Int.* 48(19), 28881 (2022)
  32. P. Bousoulas, I. Giannopoulos, P. Asenov, I. Karageorgiou, and D. Tsoukalas, Investigating the origins of high multilevel resistive switching in forming free Ti/TiO<sub>2-x</sub>-based memory devices through experiments and simulations, *J. Appl. Phys.* 121(9), 094501 (2017)
  33. J. Park, S. Jung, J. Lee, W. Lee, S. Kim, J. Shin, and H. Hwang, Resistive switching characteristics of ultra-thin TiO<sub>x</sub>, *Microelectron. Eng.* 88(7), 1136 (2011)
  34. Y. Yu, F. Yang, S. Mao, S. Zhu, Y. Jia, L. Yuan, M. Salmen, and B. Sun, Effect of anodic oxidation time on resistive switching memory behavior based on amorphous TiO<sub>2</sub> thin films device, *Chem. Phys. Lett.* 706, 477 (2018)
  35. J. Kim, J. H. Choi, S. Kim, C. Choi, and S. Kim, Transition of short-term to long-term memory of Cu/TaO<sub>x</sub>/CNT conductive bridge random access memory for neuromorphic engineering, *Carbon* 215, 118438 (2023)
  36. C. H. Kim, S. Lim, S. Y. Woo, W. M. Kang, Y. T. Seo, S. T. Lee, S. Lee, D. Kwon, S. Oh, Y. Noh, H. Kim, J. Kim, J. H. Bae, and J. H. Lee, Emerging memory technologies for neuromorphic computing, *Nanotechnology* 30(3), 032001 (2019)
  37. V. A. Makarov, S. A. Lobov, S. Shchanikov, A. Mikhaylov, and V. B. Kazantsev, Toward reflective spiking neural networks exploiting memristive devices, *Front. Comput. Neurosci.* 16, 859874 (2022)
  38. A. N. Matsukatova, N. V. Prudnikov, V. A. Kulagin, S. Battistoni, A. A. Minnekhanov, A. D. Trofimov, A. A. Nesmelov, S. A. Zavyalov, Y. N. Malakhova, M. Parmeggiani, A. Ballesio, S. L. Marasso, S. N. Chvalun, V. A. Demin, A. V. Emelyanov, and V. Erokhin, Combination of organic-based reservoir computing and spiking neuromorphic systems for a robust and efficient pattern classification, *Adv. Intell. Syst.* 5(6), 2200407 (2023)
  39. J. Park, T. H. Kim, O. Kwon, M. Ismail, C. Mahata, Y. Kim, S. Kim, and S. Kim, Implementation of convolutional neural network and 8-bit reservoir computing in CMOS compatible VRRAM, *Nano Energy* 104, 107886 (2022)
  40. S. Yu, H. Y. Chen, B. Gao, J. Kang, and H. S. P. Wong, HfO<sub>x</sub>-based vertical resistive switching random access memory suitable for bit-cost-effective three-dimensional cross-point architecture, *ACS Nano* 7(3), 2320 (2013)
  41. A. Al-Haddad, C. Wang, H. Qi, F. Grote, L. Wen, J. Bernhard, R. Vellacheri, S. Tarish, G. Nabi, U. Kaiser, and Y. Lei, Highly-ordered 3D vertical resistive switching memory arrays with ultralow power consumption and ultrahigh density, *ACS Appl. Mater. Interfaces* 8(35), 23348 (2016)
  42. Z. Jiang, S. Qin, H. Li, S. Fujii, D. Lee, S. Wong, and H. S. P. Wong, Next-generation ultrahigh-density 3-D vertical resistive switching memory (VRSM)-Part II: Design guidelines for device, array, and architecture, *IEEE Trans. Electron Dev.* 66(12), 5147 (2019)
  43. H. Kim, J. Lee, H. W. Kim, J. Woo, M. H. Kim, and S. H. Lee, Definition of a localized conducting path via suppressed charge injection in oxide memristors for stable practical hardware neural networks, *ACS Appl. Mater. Interfaces* 15(44), 51444 (2023)
  44. S. S. Kim, S. K. Yong, J. Kim, J. M. Choi, T. W. Park,

- H. Y. Kim, H. J. Kim, and C. S. Hwang, Fabrication of a hole-type vertical resistive-switching random-access array and intercell interference induced by lateral charge spreading, *Adv. Electron. Mater.* 9(3), 2200998 (2023)
45. S. A. Mojarad, J. P. Goss, K. S. K. Kwa, Z. Zhou, R. A. S. Al-Hamadany, D. J. R. Appleby, N. K. Ponon, and A. O'Neill, Leakage current asymmetry and resistive switching behavior of SrTiO<sub>3</sub>, *Appl. Phys. Lett.* 101(17), 173507 (2012)
46. S. Ali, J. Bae, C. H. Lee, N. P. Kobayashi, S. Shin, and A. Ali, Resistive switching device with highly asymmetric current-voltage characteristics: A solution to backward sneak current in passive crossbar arrays, *Nanotechnology* 29(45), 455201 (2018)
47. Y. C. Chen, C. C. Lin, S. T. Hu, C. Y. Lin, B. Fowler, and J. Lee, A novel resistive switching identification method through relaxation characteristics for sneak-path-constrained selectorless RRAM application, *Sci. Rep.* 9(1), 12420 (2019)
48. M. Yu, Y. Cai, Z. Wang, Y. Fang, Y. Liu, Z. Yu, Y. Pan, Z. Zhang, J. Tan, X. Yang, M. Li, and R. Huang, Novel vertical 3D structure of TaO<sub>x</sub>-based RRAM with self-localized switching region by sidewall electrode oxidation, *Sci. Rep.* 6(1), 21020 (2016)
49. A. A. Koroleva, D. S. Kuzmichev, M. G. Kozodaev, I. V. Zabrosae, E. V. Korostylev, and A. M. Markeev, CMOS-compatible self-aligned 3D memristive elements for reservoir computing systems, *Appl. Phys. Lett.* 122(2), 022905 (2023)
50. K. Lee, K. Park, H. J. Lee, M. S. Song, K. C. Lee, J. Namkung, J. H. Lee, J. Park, and S. C. Chae, Enhanced ferroelectric switching speed of Si-doped HfO<sub>2</sub> thin film tailored by oxygen deficiency, *Sci. Rep.* 11(1), 6290 (2021)
51. W. Xie, R. Li, and Q. Xu, Enhanced photocatalytic activity of Se-doped TiO<sub>2</sub> under visible light irradiation, *Sci. Rep.* 8(1), 8752 (2018)
52. E. A. Khera, C. Mahata, M. Imran, N. A. Niaz, F. Hussain, R. A. Khalil, U. Rasheed, and SungjunKim, Improved resistive switching characteristics of a multi-stacked HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> RRAM structure for neuromorphic and synaptic applications: Experimental and computational study, *RSC Adv.* 12(19), 11649 (2022)
53. Q. Wang, G. Niu, S. Roy, Y. Wang, Y. Zhang, H. Wu, S. Zhai, W. Bai, P. Shi, S. Song, Z. Song, Y. H. Xie, Z. G. Ye, C. Wenger, X. Meng, and W. Ren, Interface-engineered reliable HfO<sub>2</sub>-based RRAM for synaptic simulation, *J. Mater. Chem. C* 7(40), 12682 (2019)
54. S. Y. Wang, C. W. Huang, D. Y. Lee, T. Y. Tseng, and T. C. Chang, Multilevel resistive switching in Ti/Cu<sub>x</sub>O/Pt memory devices, *J. Appl. Phys.* 108(11), 114110 (2010)
55. P. Stoliar, P. Levy, M. J. Sanchez, A. G. Leyva, C. A. Albornoz, F. Gomez-Marlasca, A. Zanini, C. Toro Salazar, N. Ghenzi, and M. J. Rozenberg, Nonvolatile multilevel resistive switching memory cell: A transition metal oxide-based circuit, *IEEE Trans. Circuits Syst. II Express Briefs* 61(1), 21 (2014)
56. P. H. Chen, C. Y. Lin, T. C. Chang, J. K. Eshraghian, Y. T. Chao, W. D. Lu, and S. M. Sze, Investigating selectorless property within niobium devices for storage applications, *ACS Appl. Mater. Interfaces* 14(1), 2343 (2022)
57. K. H. Chen, T. M. Tsai, C. M. Cheng, S. J. Huang, K. C. Chang, S. P. Liang, and T. F. Young, Schottky emission distance and barrier height properties of bipolar switching Gd: SiO<sub>x</sub> RRAM devices under different oxygen concentration environments, *Materials (Basel)* 11(1), 43 (2017)
58. Y. Li, Y. Zhong, J. Zhang, L. Xu, Q. Wang, H. Sun, H. Tong, X. Cheng, and X. Miao, Activity-dependent synaptic plasticity of a chalcogenide electronic synapse for neuromorphic systems, *Sci. Rep.* 4(1), 4906 (2014)
59. J. Chen, C. Zhu, G. Cao, H. Liu, R. Bian, J. Wang, C. Li, J. Chen, Q. Fu, Q. Liu, P. Meng, W. Li, F. Liu, and Z. Liu, Mimicking neuroplasticity via ion migration in van der Waals layered Copper indium thiophosphate, *Adv. Mater.* 34(25), 2104676 (2022)
60. M. Ismail, H. Abbas, A. Sokolov, C. Mahata, C. Choi, and S. Kim, Emulating synaptic plasticity and resistive switching characteristics through amorphous Ta<sub>2</sub>O<sub>5</sub> embedded layer for neuromorphic computing, *Ceram. Int.* 47(21), 30764 (2021)
61. M. F. Bear and R. C. Malenka, Synaptic plasticity: LTP and LTD, *Curr. Opin. Neurobiol.* 4(3), 389 (1994)