



GaSe open up new opportunities towards novel nano-electronics devices. Chen *et al.* [25] believed that the “Mexican hat” shape valence band is suitable for FETs. The GaSe/graphene heterostructure interface possesses a controllable Schottky barrier, which is desirable in electronic devices [26]. In recent years, large area ultrathin layers of GaSe crystals were successfully synthesized on SiO<sub>2</sub>/Si substrates by using micromechanical cleavage technique [27, 28]. The GaSe stacking patterns result in different energy bandgap and effective mass [29], which affects the transport performance. However, there is limited research on the role of the dielectric in GaSe FETs.

In this work, we choose GaSe as an example to illustrate the impact of dielectric engineering. We first study the relationship between the dielectric positions and transfer characteristics. In addition, we investigate the effect of four GaSe bilayer stacking patterns as channel on the transport properties in different dielectric environments. The outstanding results provide reasonable proposals for regulating 2D nanodevices by dielectric engineering.

## 2 Computational details

For 2D bilayer GaSe, the geometrical optimization and electronic properties are computed with the Vienna *ab initio* simulation package (VASP) code [30–33]. Exchange correlation energies are described by the generalized gradient approximation (GGA) using the Perdew–Burke–Ernzerh (PBE) function [34]. The force tolerance on each atom is less than 10<sup>−2</sup> eV/Å, and the converged energy is less than 10<sup>−5</sup> eV. A 500 eV plane wave cutoff energy and a 13 × 13 × 1 Monkhorst–Pack *k*-point grid are chosen for geometrical optimization. The vacuum region of 20 Å is added to avoid interaction with the adjacent periodic structure.

The device performance is simulated in Atomistix Toolkit (ATK) [35–37] package. Ballistic transport properties are calculated by coupling the density-functional theory (DFT) and the nonequilibrium Green function (NEGF) methods. The exchange-correlation function uses the GGA in the form of PBE, and an additional Grimme DFT-D3 function [38–42] is used to correct the weak van der Waals interactions. The norm-conserving pseudopotential and the basis set are PseudoDojo and Medium, respectively. The electrostatic potential is treated by solving the Poisson equation self-consistently via a real space solver with the “multi-grid” type. We set the cutoff to 110 Hartree, the *k*-point grid to 1 × 15 × 250 and the temperature to 300 K. Finally, the periodic, Neumann and Dirichlet boundary conditions are used along the transverse, perpendicular and transport direction of the GaSe plane [43, 44]. The self-consistent calculation is performed until the energy and force converge to 10<sup>−5</sup> eV and 0.01 eV/Å, respectively. We use the

Landauer–Büttiker formula [45–48] to calculate the drain current at a certain bias and gate voltage:

$$I(V_{ds}, V_g) = \frac{2e}{h} \int \{T(E, V_{ds}, V_g) \cdot [f_S(E - \mu_S) - f_D(E - \mu_D)]\} dE,$$


where  $T(E, V_{ds}, V_g)$  is the transmission coefficient at the given  $V_{ds}$  and  $V_g$ . The  $f_{S/D}$  and  $\mu_{S/D}$  are the Fermi–Dirac distribution functions and the Fermi level of the source or drain electrode.

## 3 Results and discussion

### 3.1 Transmission direction and doping concentration test

Before investigating the effect of the dielectric engineering on the device performance, we first explore the role of concentration and transmission direction on device performance. Figure 1(a) presents the double gate (DG) device schematic of MOSFETs based on bilayer GaSe, in which gate dielectric architecture is broken into four portions to control the dielectric layer. The length and thickness of the dielectric are 2.5 and 0.5 nm, respectively. Also, the *p*-doped bilayer GaSe is used as the source (S) and drain (D), the channel is an intrinsic bilayer GaSe and band structure is illustrated in Fig. 1(b). It possesses an indirect gap of about 1.50 eV, as well as the conduction band minimum (CBM) and valence band maximum (VBM) are located at the  $\Gamma$  point and between the  $\Gamma$  and M points, respectively, which is consistent with the report [49]. The valence band has a “Mexican hat” edge shape, which facilitates the generation of high density of states (DOS). The band structure of GaSe exhibits the typical “Mexican hat” shape at the top of the valence band, resulting in a high density of states (DOS) [50, 51]. The “Mexican hat” shape of the valence band edge leads to sharp peaks in the density of states [21]. In Fig. 1(c), we show the transfer characteristic curves ( $I_{ds}$ – $V_g$ ) of DG MOSFETs at different doping concentrations along armchair (Arm) and zigzag (Zig) directions, where the gate insulators are SiO<sub>2</sub>, bias voltage is 0.64 V and the gate length ( $L_g$ ) is 5 nm. The leakage current in the off-state region obviously decreases from 10<sup>−2</sup> to 10<sup>−4</sup>  $\mu\text{A}/\mu\text{m}$  with the decline of doping concentration. Especially, the  $I_{ds}$ – $V_g$  of both directions are similar.

From the  $I_{ds}$ – $V_g$ , we can obtain the key figures of merit, shown in Figs. 1(d)–(f). The  $I_{on}$  is obtained from the transfer characteristic curves at on-state gate voltage  $V_{on} = V_{off} - V_{ds}$ , where the  $V_{ds}$  is the bias voltage. According to the high-performance (HP) standard of the International Technology Roadmap for Semiconductors (ITRS) 2028 Version [52], the  $V_{off}$  is defined by the off-state current ( $I_{off}$ ) at 0.1  $\mu\text{A}/\mu\text{m}$ . When the doping



**Fig. 1** (a) Structure diagram of the double gate MOSFETs. (b) Band structure of bilayer GaSe. (c) Transfer characteristic curves. (d–f)  $I_{on}$ ,  $SS$ ,  $\tau$  and PDP of the devices with dielectric constants of 3.9 under  $V_{ds} = 0.64$  V. The Arm, Zig, and  $N_D$  denote armchair direction, zigzag direction, and doping concentration, respectively.

concentration changes from  $1 \times 10^{20}$  to  $3 \times 10^{20} \text{ cm}^{-3}$ , the  $I_{on}$  increases rapidly. However, when the concentration is greater than  $3 \times 10^{20} \text{ cm}^{-3}$ , the  $I_{on}$  fluctuates around  $2000 \mu\text{A}/\mu\text{m}$ . To describe the gate control ability of devices,  $SS$  is defined as the required gate voltage to change the current by one decade and can be expressed by  $SS = \partial V_g / \partial \lg I_{ds}$ . With doping concentration increasing,  $SS$  changes from 69 to 75 mV/dec and the gate control capability deteriorates. Moreover, intrinsic delay ( $\tau$ ) and power dissipation product (PDP) are much lower than 0.423 ps and 0.24 fJ/ $\mu\text{m}$ , which are the HP standards of ITRS. Thus, in terms of two-direction comprehensive performance, we finally choose the armchair direction as the transport direction and  $5 \times 10^{20} \text{ cm}^{-3}$  as the doping concentration of the source and the drain to further study the role of high- $k$  dielectric engineering.


### 3.2 The effect of high- $k$ dielectric position

In order to assess the effect of high- $k$  dielectric position on the device performance, we construct hetero-gate-dielectric structures in Fig. 1(a), and can be divided into two structures. For the type-A structure in Fig. S1, different dielectric materials are used for the top and bottom insulators, respectively. For type-B structure in Fig. S1, transverse dielectric is divided equally into two parts, and dielectric material are not the same. In order to concisely state the characteristics of the two structures, the dielectric positions are coded in the order of  $T_{K1}, K_2B_{K3}, K_4$ , where  $K_i$  ( $i = 1, 2, 3, 4$ ) represents the dielectric position. The high- $k$  dielectrics of  $\text{Al}_2\text{O}_3$ , and

$\text{HfO}_2$  are chosen for the simulation, in addition, the air dielectric is considered for comparison. When the dielectric material is air,  $\text{Al}_2\text{O}_3$ , and  $\text{HfO}_2$ ,  $K(i) = 0, 1$ , and  $2$ , respectively. The gate length is set to 5 nm, and the doping concentration is  $5 \times 10^{20} \text{ cm}^{-3}$ .

To compare the transport performance of devices, we plot the  $I_{ds}-V_g$  of type-A structures in Fig. 2(a). The device with higher dielectric constant has a lower leakage current and higher  $I_{on}$ . In addition, Figs. 2(b) and (c) display the  $I_{on}$  and on/off-state current ratio ( $I_{on}/I_{off}$ ). The  $I_{off}$  is defined by  $V_{off}$ , which is obtained by scanning from 0.1 to 0.6 V with a step size of 0.1 V. The  $I_{on}$  of the MOSFETs with the  $T_{11}B_{22}$  and  $T_{22}B_{11}$  structures reach 4580 and 4614  $\mu\text{A}/\mu\text{m}$ , respectively, far exceeding the ITRS standard. However, the value is lower than  $\text{HfO}_2$  (5084  $\mu\text{A}/\mu\text{m}$ ) and higher than  $\text{Al}_2\text{O}_3$  (3936  $\mu\text{A}/\mu\text{m}$ ) as the dielectric, which are improved comparing with the situation of  $\text{SiO}_2$  in Fig. 1. The  $I_{on}/I_{off}$  of these four devices is close to  $10^8$  together with  $I_{on}$  close to  $10^3 \mu\text{A}/\mu\text{m}$ , and has similar change as  $I_{on}$ . The same transmission performance of  $T_{22}B_{11}$  and  $T_{11}B_{22}$  structures implies that device performance is independent of the position of the top and bottom dielectric. Hence the device can achieve excellent performance and reduce the difficulty of experimental production when employing high- $k$  material at the bottom insulator.

Figure 2(d) presents the transfer characteristic curves of type-B structure. For the asymmetric structure, the device is able to obtain a lower leakage current when the insulator with a larger dielectric constant is used on the drain side. We extract the  $I_{on}$  and  $I_{on}/I_{off}$  shown in Figs. 2(e) and (f). The  $I_{on}$  of the device with  $T_{12}B_{12}$  structure is approximately 5052  $\mu\text{A}/\mu\text{m}$ , while that with



**Fig. 2** The (a–c)  $I_{ds}$ – $V_g$ ,  $I_{on}$ , and  $I_{on}/I_{off}$  of the MOSFETs with  $L_g = 5$  nm for type-A structure, the (d–f) for type-B structure.

$T_{21}B_{21}$  construction only reaches  $4538 \mu A/\mu m$ . The  $I_{on}/I_{off}$  of MOSFETs with  $T_{12}B_{12}$  structure behaves excellently compared to that of  $T_{21}B_{21}$  construction. Similar phenomena can also be found in  $T_{02}B_{02}$  and  $T_{20}B_{20}$  devices. This shows that the device has better performance when the high- $k$  gate dielectric is located close to the drain side, and this architecture is more suitable for making high-performance electronic devices.


To clearly illustrate the mechanism between gate dielectric position and device performance, the projected local density of states (PLDOS) and spectral current are plotted in Figs. 3(a, b) and (d, e). The effective barrier height ( $\Phi_h$ ) represents the energy barrier between the maximum value of the channel VBM and the source Fermi energy level. Additionally, spectral current consists of tunneling current ( $I_{tunnel}$ ) and thermionic current ( $I_{therm}$ ), which is separated by the  $\Phi_h$ . As can be seen from Fig. 3(a), the  $\Phi_h$  of the device with  $T_{22}B_{22}$  structure is 0.19 eV in the off-state, and  $I_{tunnel}$  is hardly generated. Figure 3(b) presents that the barrier heights of the  $Al_2O_3$  ( $\Phi_{hs}$ ) and  $HfO_2$  ( $\Phi_{hd}$ ) part are 0.13 and 0.23 eV, respectively. In the on-state, the VBM shifts upward and enters the bias window for both structures, resulting in the disappearance of the barrier. Thus, the  $I_{therm}$  completely dominates the total spectral current, which is comparable for both structures. Different dielectrics are used on the left and right sides for the device with  $T_{12}B_{12}$  constructions, the VBM moves up different distances in different regions. Therefore, the  $I_{on}$  of the MOSFETs with  $T_{22}B_{22}$  and  $T_{12}B_{12}$  structures are almost equal, indicating that high- $k$  materials can be

saved while maintaining performance.

We plot the valence band profiles of the device in Figs. 3(c) and (f) to explain the better performance of the high- $k$  materials close to the drain than the source. When the gate voltage is  $-0.2$  V, both structures in Fig. 3(c) have similar barrier heights, but the width of the  $T_{12}B_{12}$  structure is significantly smaller, which makes the current larger. In Fig. 3(f), the barrier of the MOSFETs with  $T_{02}B_{02}$  structure disappears, but that with the  $T_{20}B_{20}$  construction still exists. Therefore, when the high- $k$  material is close to the drain side, the gate has stronger electrostatic control of the channel and better performance. Additionally, when the gate voltage is applied to 0.4 V (off-state), there is almost no difference in barrier height, but an obvious distinction in barrier width. In Fig. 3(f), the device with  $T_{20}B_{20}$  structure only has a barrier close to the source, while the MOSFETs with  $T_{02}B_{02}$  construction has a barrier close to both the drain and source, thus it can better suppress carrier tunneling and achieve a lower drain current.

### 3.3 The high- $k$ dielectric on devices with different stacking pattern channel

The dielectric location can have a large impact on the device performance, but the effect of the high- $k$  dielectric on devices with different stacking pattern channel needs further investigation. The  $T_{22}B_{22}$  structure is chosen and  $SiO_2$  insulator is used to compare with case of high- $k$  dielectric. Figure 4(a) displays the  $I_{ds}$ – $V_g$  of the MOSFETs based on the bilayer GaSe with AA, AB, AC,



**Fig. 3** The PLDOS and spectral current of the  $T_{22}B_{22}$  and  $T_{12}B_{12}$  devices at (a, b) off-state and (d, e) on-state under  $V_{ds} = 0.64$  V. The light red area indicates the spectral current in the bias window, and the yellow dashed area indicates the bias window. The (c) and (f) valence band profiles of devices at different gate voltages when  $V_{ds} = 0.64$  V.


and AD stacking patterns. The stacking orientations and corresponding band structures are presented in Figs. S2 and S3. Table S1 lists the detailed structural parameters. The insets of Fig. 4(a) show the enlarged curves for all stackings between  $V_g = 0.2$  V and  $V_g = 0.3$  V. When  $HfO_2$  dielectric is used, the difference in the transport performance of the devices with four structures is more obvious, especially in the off-state region. When using  $SiO_2$  as dielectric, the stacking orders have little effect on device performance, and the largest difference of the  $I_{on}$  between devices with AA and AB stacking is only  $349 \mu A/\mu m$ . Thus, the stacking patterns have a great impact on device performance when using  $HfO_2$  as dielectric, the difference of the  $I_{on}$  between MOSFETs with AA and AC stacking is the largest ( $1111 \mu A/\mu m$ ), which is larger than the SiC [53]. Furthermore, this result can be found from the  $V_{off}$  of the devices with four stacking patterns, as shown in Fig. 4(c). When  $SiO_2$  is used, the  $V_{off}$  fluctuates slightly around 0.49 V, while it fluctuates obviously around 0 V for  $HfO_2$  dielectric. These results show that when high- $k$  dielectric is used to improve device performance, the choice of channel stacking pattern should be paid attention to.

To gain insight into the above observations, in Figs. 4(b) and (d), the transmission spectra of devices with different insulators and four stacking patterns are depicted at the gate voltage of 0.2 and  $-0.2$  V. Regardless of the gate voltage of 0.2 or  $-0.2$  V, the difference between the VBM of MOSFETs with four stacking is smaller for  $SiO_2$  than that of  $HfO_2$  dielectric. And with the gate voltage changing from positive to negative, the


difference between the VBM of devices with four stacking at high- $k$  will become small. In addition, when  $V_g$  changes from 0.2 to  $-0.2$  V, the VBM of high- $k$  shifts about 0.3 eV to the right, while it changes about 0.2 eV for  $SiO_2$ . It indicates that when high- $k$  insulator is used, device has better gate control capability. When  $V_g = -0.2$  V, the VBM of the device with AA stacking pattern and  $SiO_2$  dielectric appears to be farther away from the Fermi level. The  $I_{on}$  ( $1605 \mu A/\mu m$ ) of MOSFETs with AB stacking is lower than the other three structures ( $1954, 1879, 1691 \mu A/\mu m$  correspond to AB, AC, AD stackings), while all the devices meet the HP standard of IRTS, but are below the case of high- $k$ . Thus, it is necessary to choose the appropriate stacking order when high- $k$  dielectric is used for MOSFETs to improve performance.

### 3.4 Scaling of the gate length

Device performance with AA and AB stacking patterns is chosen for different gate length to investigate the role of dielectrics in size scaling. Figures 5(a)–(c) and S4 display the transfer characteristic curves of the device. When the  $L_g$  is reduced from 6 to 4 nm, the minimum leakage currents of the devices with AA and AB stacking increase by approximately 3 orders of magnitude for the  $HfO_2$  dielectric, which is 2 orders of magnitude larger than the case for the  $SiO_2$  dielectric. Thus, the lower leakage current can be obtained in the off-state region by using high- $k$  dielectric. Additionally, when  $L_g$  is reduced to 2 nm, the device performance degenerates



**Fig. 4** (a) The  $I_{ds}$ - $V_g$  of MOSFETs with different stackings under  $L_g = 5$  nm. The inserts are for the enlarged curves between  $V_g = 0.2$  V and  $0.3$  V. The transmission spectra of bilayer GaSe under  $V_{ds} = 0.64$  V with (b)  $V_g = 0.2$  V and (d)  $V_g = -0.2$  V. (c) The  $V_{off}$  of the devices with SiO<sub>2</sub> and HfO<sub>2</sub> insulators under different stacking patterns.



**Fig. 5** The  $I_{ds}$ - $V_g$  of devices with SiO<sub>2</sub> and HfO<sub>2</sub> dielectric for AA and AB stackings at (a)  $L_g = 6$  nm, (b)  $4$  nm and (c)  $2$  nm. (d-f) The  $I_{on}$ ,  $V_{off}$  and SS of the devices for different  $L_g$ .

drastically and is difficult to reach the off-state.

Figures 5(d) and (e) present the  $I_{\text{on}}$  and  $V_{\text{off}}$  in different dielectric environments. When  $L_g$  is 6 nm, the  $I_{\text{on}}$  of device with high- $k$  insulator reaches 270% (260%) of that with  $\text{SiO}_2$  dielectric for AA (AB) stacking pattern, and the other  $L_g$  devices behave similar phenomenon. Moreover, Fig. 5(d) also shows that whatever the size is, stacking pattern has more obvious effects on the  $I_{\text{on}}$  when high- $k$  dielectric is used. At 4 nm, the  $I_{\text{on}}$  difference for the MOSFETs with the  $\text{HfO}_2$  dielectric is about  $2509 \mu\text{A}/\mu\text{m}$ , while it is only  $813 \mu\text{A}/\mu\text{m}$  for  $\text{SiO}_2$ . A similar phenomenon also is found in off-state in Fig. 5(e). At the same time, the switching characteristics of the device are also discussed. Figure 5(f) also shows the SS of devices with AA and AB stacking at different  $L_g$ . When  $\text{HfO}_2$  is used as an insulator and  $L_g$  is 4 nm, the SS is close to the limit of 60 mV/dec at room temperature, which shows better gate control ability compared to that of  $\text{SiO}_2$ . When the  $L_g$  is less than 3 nm, the short channel effect is more severe and the SS increases sharply, approaching 114 mV/dec for AA stacking. The difference of SS and  $I_{\text{on}}$  between MOSFETs with AA and AB stackings for  $L_g = 6$  nm (4 nm) is 1 (4) mV/dec and 550 (813)  $\mu\text{A}/\mu\text{m}$ , respectively. The results show that high- $k$  dielectric is more favorable for size reduction and excellent performance.

In consideration of the HP standard of ITRS, the  $L_g$  of the device with AA stacking can be reduced to 2 nm and  $I_{\text{on}}$  is close to  $978 \mu\text{A}/\mu\text{m}$  when high- $k$  dielectric is used. While the  $L_g$  of the device with AB stacking is reduced to 3 nm, the  $I_{\text{on}}$  is up to  $3604 \mu\text{A}/\mu\text{m}$ . Additionally, for AA or AB stacking devices with  $\text{SiO}_2$  dielectric, the  $L_g$  is only reduced to 4 nm considering the ITRS 2028 standard. The AA stacking is superior in the preparation of ultra-short channel MOSFETs in a high- $k$  dielectric environment.

## 4 Conclusions

In summary, we have explored the theoretical quantum transport properties of bilayer GaSe MOSFETs, considering the impact of the gate dielectric location on device performance. The device behaves best performance when the high- $k$  dielectric is placed close to the drain. This is mainly attributed to better control over the channel when the position of high- $k$  material is near the drain. Moreover, stacking and dielectric environments have a great influence on device performance. The largest  $I_{\text{on}}$  difference is about  $1111 \mu\text{A}/\mu\text{m}$  under high- $k$  dielectric. The device holds the  $I_{\text{on}}$  about  $978 \mu\text{A}/\mu\text{m}$  when  $L_g = 2$  nm for AA stacking. This work indicates that the dielectric environment is closely related to device performance and provides an effective direction for dielectric engineering applications.

**Declarations** The authors declare that they have no competing interests and there are no conflicts.

**Electronic supplementary materials** The online version contains supplementary material available at <https://doi.org/10.1007/s11467-023-1390-3> and <https://journal.hep.com.cn/fop/EN/10.1007/s11467-023-1390-3>.

**Acknowledgements** This research was supported by the National Natural Science Foundation of China (Grants Nos. 12374070 and 12074103), the Foundation for University Key Young Teacher of Henan (Grant No. 2023GGJS035), Henan Province Postdoctoral Project Launch Funding (Grant No. 5201029430112), and the Science and Technology Program of Henan (Grant No. 232102230080). The calculations are also supported by the High Performance Computing Center of Henan Normal University.

## References

1. J. Jiang, Y. Wen, H. Wang, L. Yin, R. Cheng, C. Liu, L. Feng, and J. He, Recent advances in 2D materials for photodetectors, *Adv. Electron. Mater.* 7(7), 2001125 (2021)
2. M. Long, P. Wang, H. Fang, and W. Hu, Progress, challenges, and opportunities for 2D material based photodetectors, *Adv. Funct. Mater.* 29(19), 1803807 (2019)
3. L. Zhang, Y. Yang, J. Chen, and L. Zhang, Photogalvanic effect induced charge and spin photocurrent in group-V monolayer systems, *Front. Phys.* 18(6), 62301 (2023)
4. X. Li, P. Yuan, M. He, L. Li, J. Du, W. Xiong, C. Xia, and L. Kou, Optoelectronic properties and applications of two-dimensional layered semiconductor van der Waals heterostructures: Perspective from theory, *J. Phys.: Condens. Matter* 35(4), 043001 (2023)
5. M. Bikerouin, O. Chdil, and M. Balli, Solar cells based on 2D Janus group-III chalcogenide van der Waals heterostructures, *Nanoscale* 15(15), 7126 (2023)
6. H. Li, L. Lin, L. Yao, F. Wu, D. Wei, G. Liu, Z. Huang, S. Chen, J. Li, and G. Chen, High-efficiency  $\text{Sb}_2(\text{S}, \text{Se})_3$  solar cells with new hole transport layer-free back architecture via 2D titanium-carbide Mxene, *Adv. Funct. Mater.* 32(10), 2110335 (2022)
7. V. K. Sangwan, H. S. Lee, H. Bergeron, I. Balla, M. E. Beck, K. S. Chen, and M. C. Hersam, Multi-terminal memtransistors from polycrystalline monolayer molybdenum disulfide, *Nature* 554(7693), 500 (2018)
8. L. Yin, R. Cheng, Z. Wang, F. Wang, M. G. Sendeku, Y. Wen, X. Zhan, and J. He, Two-dimensional unipolar memristors with logic and memory functions, *Nano Lett.* 20(6), 4144 (2020)
9. W. Niu, G. Ding, Z. Jia, X. Ma, J. Zhao, K. Zhou, S. Han, C. Kuo, and Y. Zhou, Recent advances in memristors based on two-dimensional ferroelectric materials, *Front. Phys.* 19(1), 13402 (2024)
10. L. Mennel, J. Symonowicz, S. Wachter, D. K. Polyushkin, A. J. Molina-Mendoza, and T. Mueller, Ultrafast machine vision with 2D material neural network image sensors, *Nature* 579(7797), 62 (2020)

11. W. Huh, D. Lee, and C. H. Lee, Memristors based on 2D materials as an artificial synapse for neuromorphic electronics, *Adv. Mater.* 32(51), 2002092 (2020)
12. D. Xiang, T. Liu, X. Zhang, P. Zhou, and W. Chen, Dielectric engineered two-dimensional neuromorphic transistors, *Nano Lett.* 21(8), 3557 (2021)
13. J. H. Ju, S. Seo, S. Baek, D. Lee, S. Lee, T. Lee, B. Kim, J. J. Lee, J. Koo, H. Choo, S. Lee, and J. H. Park, Two-dimensional MXene synapse for brain-inspired neuromorphic computing, *Small* 17(34), 2102595 (2021)
14. R. K. A. Bennett and Y. Yoon, Using anisotropic insulators to engineer the electrostatics of conventional and tunnel field-effect transistors, *IEEE Trans. Electron Dev.* 68(2), 865 (2021)
15. C. Tan, M. Yu, J. Tang, X. Gao, Y. Yin, Y. Zhang, J. Wang, X. Gao, C. Zhang, X. Zhou, L. Zheng, H. Liu, K. Jiang, F. Ding, and H. Peng, 2D fin field-effect transistors integrated with epitaxial high- $k$  gate oxide, *Nature* 616(7955), 66 (2023)
16. W. Zhou, S. Zhang, S. Guo, H. Qu, B. Cai, X. Chen, and H. Zeng, High-performance monolayer  $\text{Na}_3\text{Sb}$  shrinking transistors: a DFT-NEGF study, *Nanoscale* 12(36), 18931 (2020)
17. R. K. A. Bennett and Y. Yoon, Exploiting fringing fields created by high- $\kappa$  gate insulators to enhance the performance of ultrascaled 2D-material-based transistors, *IEEE Trans. Electron Dev.* 68(9), 4618 (2021)
18. W. Y. Choi and W. Lee, Hetero-gate-dielectric tunneling field-effect transistors, *IEEE Trans. Electron Dev.* 57(9), 2317 (2010)
19. J. Madan and R. Chaujar, Gate drain-overlapped-asymmetric gate dielectric-GAA-TFET: A solution for suppressed ambipolarity and enhanced ON state behavior, *Appl. Phys. A* 122(11), 973 (2016)
20. X. P. Li, P. Z. Yuan, L. Li, M. J. He, J. B. Li, and C. X. Xia, Sub-5-nm monolayer GaSe MOSFET with ultralow subthreshold swing and high on-state current: Dielectric layer effects, *Phys. Rev. Appl.* 18(4), 044012 (2022)
21. A. Kuc, T. Cusati, E. Dib, A. F. Oliveira, A. Fortunelli, G. Iannaccone, T. Heine, and G. Fiori, High-performance 2D p-type transistors based on GaSe layers: An *ab initio* study, *Adv. Electron. Mater.* 3(2), 1600399 (2017)
22. Y. Cui, L. Peng, L. Sun, Q. Qian, and Y. Huang, Two-dimensional few-layer group-III metal monochalcogenides as effective photocatalysts for overall water splitting in the visible range, *J. Mater. Chem. A* 6(45), 22768 (2018)
23. D. J. Late, B. Liu, J. Luo, A. Yan, H. S. Matte, M. Grayson, C. N. Rao, and V. P. Dravid, GaS and GaSe ultrathin layer transistors, *Adv. Mater.* 24(26), 3549 (2012)
24. B. Chitara and A. Ya'akovovitz, Elastic properties and breaking strengths of GaS, GaSe and GaTe nanosheets, *Nanoscale* 10(27), 13022 (2018)
25. M. W. Chen, H. Kim, D. Ovchinnikov, A. Kuc, T. Heine, O. Renault, and A. Kis, Large-grain MBE-grown GaSe on GaAs with a Mexican hat-like valence band dispersion, *npj 2D Mater. Appl.* 2(1), 2 (2018)
26. C. Si, Z. Lin, J. Zhou, and Z. Sun, Controllable Schottky barrier in GaSe/graphene heterostructure: The role of interface dipole, *2D Mater.* 4(1), 015027 (2016)
27. D. J. Late, B. Liu, H. S. S. R. Matte, C. N. R. Rao, and V. P. Dravid, Rapid characterization of ultrathin layers of chalcogenides on  $\text{SiO}_2/\text{Si}$  substrates, *Adv. Funct. Mater.* 22(9), 1894 (2012)
28. P. A. Hu, Z. Wen, L. Wang, P. Tan, and K. Xiao, Synthesis of few-layer GaSe nanosheets for high performance photodetectors, *ACS Nano* 6(7), 5988 (2012)
29. J. Palepu, A. Tiwari, P. Sahatiya, S. Kundu, and S. Kanungo, Effects of artificial stacking configurations and biaxial strain on the structural, electronic and transport properties of bilayer GaSe – A first principle study, *Mater. Sci. Semicond. Process.* 137, 106236 (2022)
30. L. Li, P. Z. Yuan, T. Liu, Z. A. Ma, C. X. Xia, and X. P. Li, Self-powered broadband photodetector based on a monolayer InSe p-i-n homojunction, *Phys. Rev. Appl.* 19(1), 014039 (2023)
31. X. Li, P. Yuan, L. Li, T. Liu, C. Shen, Y. Jiang, X. Song, and C. Xia, Two dimensional  $\text{GeO}_2/\text{MoSi}_2\text{N}_4$  van der Waals heterostructures with robust type-II band alignment, *Front. Phys.* 18(1), 13305 (2023)
32. X. Li, Z. Wang, L. Li, P. Yuan, X. Tang, C. Shen, Y. Jiang, X. Song, and C. Xia, Orientation-dependent transport and photo detection in  $\text{WSe}_2/\text{MoSe}_2$  planar heterojunction transistors, *IEEE Trans. Electron Dev.* 20(6), 064050 (2023)
33. X. Li, T. Li, P. Yuan, L. Li, C. Shen, Y. Jiang, X. Song, and C. Xia, Ultrahigh current and ultralow power dissipation of Janus monolayer IIIA-VIA Ga2XY MOSFETs, *Appl. Surf. Sci.* 630, 157436 (2023)
34. J. P. Perdew, K. Burke, and M. Ernzerhof, Generalized gradient approximation made simple, *Phys. Rev. Lett.* 77(18), 3865 (1996)
35. Z. Q. Fan, X. W. Jiang, J. W. Luo, L. Y. Jiao, R. Huang, S. S. Li, and L. W. Wang, In-plane Schottky-barrier field-effect transistors based on 1T/2H heterojunctions of transition-metal dichalcogenides, *Phys. Rev. B* 96(16), 165402 (2017)
36. W. Zhou, H. Qu, S. Guo, B. Cai, H. Chen, Z. Wu, H. Zeng, and S. Zhang, Dependence of tunneling mechanism on two-dimensional material parameters: A high-throughput study, *Phys. Rev. Appl.* 17(6), 064053 (2022)
37. W. K. Zhao, D. Q. Zou, Z. P. Sun, Y. Q. Xu, G. M. Ji, X. T. Li, and C. L. Yang, High-performance monolayer SiMe-graphene n-type field-effect transistors with low supply voltage and high on-state current in sub-5 nm gate length, *Adv. Electron. Mater.* 8(7), 2101359 (2022)
38. Y. Yin, C. Shao, H. Guo, J. Robertson, Z. Zhang, and Y. Guo, Negative differential resistance effect in “cold” metal heterostructure diodes, *IEEE Electron Device Lett.* 43(3), 498 (2022)
39. L. Kong, X. Zhang, Q. Tao, M. Zhang, W. Dang, Z. Li, L. Feng, L. Liao, X. Duan, and Y. Liu, Doping-free complementary  $\text{WSe}_2$  circuit via van der Waals metal integration, *Nat. Commun.* 11(1), 1866 (2020)
40. R. Dufloy, G. Pourtois, M. Houssa, and A. Afzalian, Fundamentals of low-resistive 2D-semiconductor metal contacts: An *ab-initio* NEGF study, *npj 2D Mater. Appl.* 7(1), 38 (2023)



41. H. Mamori, A. El Kenz, A. Benyoussef, A. Taleb, A. Ennaoui, K. El Maalam, M. Hamedoun, and O. Mounkachi, Dynamic stability in phosphorene bilayer with different stacking orders: A first principle study, *Mater. Sci. Semicond. Process.* 140, 106341 (2022)
42. P. Luo, C. Liu, J. Lin, X. Duan, W. Zhang, C. Ma, Y. Lv, X. Zou, Y. Liu, F. Schwierz, W. Qin, L. Liao, J. He, and X. Liu, Molybdenum disulfide transistors with enlarged van der Waals gaps at their dielectric interface via oxygen accumulation, *Nat. Electron.* 5(12), 849 (2022)
43. Q. Li, S. Fang, S. Liu, L. Xu, L. Xu, C. Yang, J. Yang, B. Shi, J. Ma, J. Yang, R. Quhe, and J. Lu, Performance limit of ultrathin GaAs transistors, *ACS Appl. Mater. Interfaces* 14(20), 23597 (2022)
44. H. Li, Q. Wang, F. Liu, and J. Lu, Lifting on-state currents for GeS-based tunneling field-effect transistors with electrode optimization, *Appl. Surf. Sci.* 602, 154297 (2022)
45. W. Zhou, S. Guo, H. Zeng, and S. Zhang, High-performance monolayer BeN<sub>2</sub> transistors with ultrahigh on-state current: A DFT coupled with NEGF study, *IEEE Trans. Electron Dev.* 69(8), 4501 (2022)
46. J. Lyu, S. Song, and J. Gong, Bi<sub>2</sub>O<sub>2</sub>Se/Xene for steep-slope transistors, *ACS Appl. Electron. Mater.* 5(8), 4248 (2023)
47. Y. Ke, W. Li, G. Yin, L. Zhang, and R. Quhe, Quantum transport simulations of a proposed logic-in-memory device based on a bipolar magnetic semiconductor, *Phys. Rev. Appl.* 20(1), 014050 (2023)
48. P. Sang, Q. Wang, W. Wei, L. Tai, X. Zhan, Y. Li, and J. Chen, Two-dimensional silicon atomic layer field-effect transistors: Electronic property, metal-semiconductor contact, and device performance, *IEEE Trans. Electron Dev.* 69(4), 2173 (2022)
49. H. V. Phuc, N. N. Hieu, B. D. Hoi, and C. V. Nguyen, Interlayer coupling and electric field tunable electronic properties and Schottky barrier in a graphene/bilayer-GaSe van der Waals heterostructure, *Phys. Chem. Chem. Phys.* 20(26), 17899 (2018)
50. J. Grzonka, M. S. Claro, A. Molina-Sánchez, S. Sade-wasser, and P. J. Ferreira, Novel polymorph of GaSe, *Adv. Funct. Mater.* 31(48), 2104965 (2021)
51. Z. Ben Aziza, V. Zólyomi, H. Henck, D. Pierucci, M. G. Silly, J. Avila, S. J. Magorrian, J. Chaste, C. Chen, M. Yoon, K. Xiao, F. Sirotti, M. C. Asensio, E. Lhuillier, M. Eddrief, V. I. Fal'ko, and A. Ouerghi, Valence band inversion and spin-orbit effects in the electronic structure of monolayer GaSe, *Phys. Rev. B* 98(11), 115405 (2018)
52. The International Technology Roadmap for Semiconductors (ITRS), [www.semiconductors.org/resources/](http://www.semiconductors.org/resources/) 2013
53. H. Xie, X. Cai, K. Cui, X. Yi, J. Lu, and Z. Fan, High-performance monolayer or bilayer SiC short channel transistors with metallic 1T-phase MoS<sub>2</sub> contact, *Phys. Lett. A* 436, 128070 (2022)