

**Fig. 1** (a) The Pd/HfAlO/LSMO/STO/Si device structure diagram. (b) XRD diffraction patterns of HfAlO (6.5% Al). (c) PFM hysteresis loop. (d) Morphology scans of HfAlO films grown on p-Si substrates in the  $20\ \mu\text{m} \times 20\ \mu\text{m}$  region. (e) PFM phase images. (f) TEM images.

complete various learning tasks quickly with low power consumption. There are about 100 billion neurons in the human brain, and each neuron is connected by thousands of synapses to form a complex neural network [3]. The synapses of the human brain can perform memory and calculation at the same time, which is obviously different from the “von Neumann architecture”. The memristor can realize storage and calculation at the same time which is considered to be the most potential electronic synaptic device [4]. By applying voltage at both ends of the device, the resistance state can be flexibly changed, so as to realize the plasticity of the synapse. In addition, the memristor also has the advantages of small size, low operating power consumption, large-scale integration, and so on [5–7]. Therefore, the brain-like computing hardware system based on memristor has become an international research hotspot. However, the formation and breakage of conductive filaments inside conventional memristors is unstable. Therefore, it is difficult to truly mimic the function of biological synapses [8]. This problem has become a major obstacle to the application of memristors to simulate neurosynapses.


Ferroelectric memristors overcome the drawbacks of conventional memristors because their resistance changes depending on the polarization flip of the ferroelectric film. So far, many ferroelectric memristors with metal oxide materials have been reported, and it has been found that resistive random access memories with

moderate doping of metals such as Y, Gd, and Zr with  $\text{HfO}_2$  have more significant ferroelectric properties [9–15]. Among them, HfAlO ferroelectric films have excellent ferroelectricity and are compatible with CMOS processes, offering great potential for ferroelectric memories [16–20].

In this work, we fabricated a 6.5% Al-doped HfAlO ferroelectric memristor on p-type Si substrate. We investigated its  $I$ – $V$  switching characteristics and the effect of pulses with different parameters on the conductance of the device. The high-to-low ( $R_{\text{OFF}}/R_{\text{ON}}$ ) resistance ratio of the device is about 10, which can well mimic synaptic learning behavior. This research lays the foundation for the development of ferroelectric memristors with neurosynaptic-like behaviors.

## 2 Experiment

The schematic diagram of the device Pd/HfAlO/LSMO/STO/Si structure is shown in Fig. 1(a). First, pulsed laser deposition (PLD) was used to grow  $\text{SrTiO}_3$  (STO) on the p-Si substrate as a buffer layer. Next, a  $\text{La}_{0.67}\text{Sr}_{0.33}\text{MnO}_3$  (LSMO) layer was deposited on the STO layer as the bottom electrode. Subsequently, the HfAlO ferroelectric functional layer film was grown at  $700\ ^\circ\text{C}$  with 6.5% Al doping. Finally, a Pd layer with a thickness of 10 nm and a diameter of  $90\ \mu\text{m}$  was




**Fig. 2** (a) Current-voltage sweep. (b) Voltammetry curves of 100 scan cycles. (c, d) Five consecutive sweeps of negative voltage of  $0\text{ V} \rightarrow -5\text{ V} \rightarrow 0\text{ V}$  and positive voltage of  $0\text{ V} \rightarrow 3\text{ V} \rightarrow 0\text{ V}$  in DC mode. (e) HRS and LRS plots versus time. (f) HRS and LRS hold for 50 turns. (g, h) Switching voltages of the devices.

deposited as the top electrode on the surface of the device by magnetron sputtering. LSMO has several excellent properties that motivated us to use it as a bottom electrode. The LSMO bottom electrode has higher self-resistance compared with the traditional metal bottom electrode, which can be used as a series resistor to provide a compliance current, thus simplifying the device structure [21]. Meanwhile, the reset process can be performed at a low current, thereby reducing the power consumption of the device. More importantly, high quality LSMO epitaxial growth can be achieved by growing an STO buffer layer on Si [22], which provides an epitaxial template for the HfAlO functional layer to ensure its good ferroelectric properties [23]. Figure 1(b) shows the XRD diffraction pattern of the device. It can be seen from the figure that the film has an obvious diffraction peak at  $28.25^\circ$ , which is consistent with the results reported in the literature [24]. This peak matches the  $o(002)$  structure of the orthorhombic Pmnb [25]. Figure 1(c) is the PFM hysteresis loop, which shows the ferroelectric properties of the HfAlO film. It can be clearly observed from the figure that the coercive voltage of the sample is about  $-2\text{ V}$  and  $0.6\text{ V}$ . The morphology and ferroelectric properties of HfAlO samples grown at  $700^\circ\text{C}$  were characterized by atomic force microscopy (AFM). The morphological scan of the sample in the area of  $10\text{ }\mu\text{m} \times 10\text{ }\mu\text{m}$  is shown in Fig. 1(d). It can be observed that the entire surface of the film is relatively flat. The PFM phase image is shown in Fig. 1(e). When a bias voltage of  $+6\text{ V}$  is applied to the device, the HfAlO film is polarized downward. When a  $-6\text{ V}$  bias is applied, the HfAlO film is polarized upward. The phase contrast of  $174.5^\circ$  shows that the polarization of the two

regions is antiparallel through the reversal of the ferroelectric domain under the electric field. The PFM amplitude mapping and  $P$ - $V$  loop of the device are shown in Fig. S2 of the Electronic Supplementary Materials (ESM). Figure 1(f) shows the transmission electron microscope (TEM) image of the device. The thicknesses of each layer of HfAlO/LSMO/STO are about  $8.36\text{ nm}$ ,  $20.23\text{ nm}$ , and  $26.07\text{ nm}$ , respectively.

### 3 Results and discussion

In order to investigate the resistance switching effect of the memristor, the  $I$ - $V$  curves of the memristor were tested. The current-voltage ( $I$ - $V$ ) characteristics of the Pd/HfAlO/LSMO/STO/Si memristor were obtained by applying a direct current (DC) voltage to the Pd top electrode while grounding the LSMO bottom electrode, as shown in Fig. 1(a). When the programming voltage sweep was set as  $0\text{ V} \rightarrow 3\text{ V} \rightarrow 0\text{ V} \rightarrow -5\text{ V} \rightarrow 0\text{ V}$ , the resistance values were reversibly changed from high-resistance state (HRS) to low-resistance state (LRS) through RESET and SET processes. The  $I$ - $V$  curve can repeat 70 cycles of sweeping, showing that the device has good repeatability and uniformity. More importantly, the HRS of the device is an order of magnitude larger than the LRS, showing excellent resistance-change characteristics. To further demonstrate the progressive tuning of the conductance in the DC mode, the device is subjected to five consecutive DC voltage sweeps. The current of the device gradually decreases with the scan period during five consecutive negative voltage sweeps from  $0$  to  $-5\text{ V}$ , as shown in Fig. 2(c). The current of the



**Fig. 3** (a) According to the HRS partial  $I$ - $V$  curve fitting results, the conduction mechanism corresponds to the SCLC model. (b) The LRS partial  $I$ - $V$  curve can be fitted to the  $I = A \sinh(BV)$  function, where the fitting constants are  $A = 2.32$  and  $B = 1.79$ , respectively. The inset is a typical  $I$ - $V$  curve of a Pd/HfAlO/LSMO/STO/Si device.

device gradually increases with the scan period during five consecutive positive voltage sweeps from 0 to 3 V, as shown in Fig. 2(d). The retention properties of HRS and LRS are shown in Fig. 2(e). It can be found that the retention time can last  $10^4$  s without degradation at the bias voltage, indicating that the device has good retention properties. The HRS and LRS of the 50 cycle tests fluctuated in small ranges, as described in Fig. 2(f). It can be seen that the HRS/LRS ratio is always larger than 10, showing good resistance-to-variation characteristics. The high-resistance and low-resistance states of the device also provide strong support for simulating the process of stimulation and inhibition of synaptic information transfer. In addition, the 70-cycle  $I$ - $V$  curves of the memristor was analyzed by statistical and Gaussian fitting, as shown in Figs. 2(g) and (h). It can be seen that the device turns on in the voltage range of 1.0–1.9 V (concentrated at 1.3 V) and turns off in the voltage range of  $-3$  –  $-1.2$  V (concentrated at  $-2.1$  V).


In the study, the  $I$ - $V$  properties were fitted to understand the conduction mechanism and further explain its physical mechanism. Ferroelectricity and semiconducting properties induce ferroelectric resistive switching (FE-RS) effects, which can be explained by some models [26]. To better understand the resistive switching behavior of the device, the  $\ln I$ - $\ln V$  linear fitting curve is shown in Fig. 3(a). In the low voltage region, a small amount of electrons are injected into the trap, and the current and voltage satisfy the relationship of ohmic conduction ( $I \sim V$ ). As the voltage increases, the slope of the HRS changes from 1.52 to 2.10, which can be explained by the increasing number of injected electrons filling the trap, at which point the relationship between current and voltage satisfies Child's law ( $I \sim V^2$ ) [27, 28]. Then, the slope becomes 4.86, indicating a dramatic increase of electrons injected in the high voltage region where the current increases exponentially. Therefore, the SCLC model may be applicable to our observations, which is consistent with the conclusions of related reports [29–32]. As shown in Fig. 3(b), the  $I$ - $V$  curve of the LRS part can be fitted as a

function formula:

$$I = A \sinh(BV).$$

The fitting constants  $A = 2.32$  and  $B = 1.79$  are obtained in this paper. This functional relationship is consistent with the characteristics of the electron tunneling model [33]. Through further analysis, the width and height of the barrier can be found to be 0.76 nm and 0.29 eV, respectively.

Figures 4(a)–(c) show the variations of the memristor's current after stimulation with different numbers of pulses as well as different pulse amplitudes. In this case, both the pulse width and pulse interval are 500 ns. From the figures, it can be found that the pulse conduction of the device increases with increasing pulse amplitude for the same number of pulses. This is similar to the positive correlation between the speed of information transmission and the intensity of synaptic excitation. In addition, the pulse conduction gradually reaches a saturation value after several consecutive pulse stimulations. From a neuroscientific point of view, the characteristics of the device are consistent with synaptic phenomena, where synaptic learning is most pronounced in the early learning stage (that is, a small number of pulses are applied to the amnesic device) and the synaptic weight gradually saturates in the late learning stage (that is, a sufficient number of pulses are applied to the memristors). In the voltage scanning mode, the device conductance changes gradually rather than abruptly. In order to further verify the continuous tunability of the conductance of the memristor in the alternating current (AC) pulse mode, the controllability of the conductance tuning was investigated. First, the influence of the excitation pulse amplitude on the conductance of the device was investigated. As shown in Fig. 4(d), the pulse amplitude is increased from 3 V to 6 V. It can be found that the conductance of the memristor increases as the pulse amplitude increases when the pulse width and pulse interval are 500 ns and the pulse number is 40 cycles. This is similar to the positive correlation between the speed of information transmission and the intensity of synaptic excitation. Next, Fig. 4(e) illustrates the effect of different pulse intervals on the conductance. The amplitude of the programmed pulse is 6 V and the width is 500 ns. It is observed that the trend of the conductance changing with the pulse interval is opposite to the trend of the pulse amplitude. Finally, the effect of pulse width on conduction variation was investigated. Figure 4(f) shows the effect of pulse width on conduction at 6 V pulse amplitude and 500 ns pulse interval. The results show that the conductivity increases with increasing pulse width. This indicates that the duty cycle directly affects the conductance change of the memristor, as the continuous enhancement of the signal increases the synaptic weights. More importantly, the device conductance changes more rapidly with increasing




**Fig. 4** Pulse tests of HfAlO ferroelectric memristor. (a–c) The current response of the memristor at different pulse numbers and different voltage amplitudes. (d–f) Measured device conductance with different pulse amplitudes, pulse intervals, and pulse widths. (g–i) Measured device conductance for 30 pulse cycles with (g) different pulse amplitudes, (h) different pulse intervals, and (i) different pulse widths, respectively.

pulse width. In short, the intensity, direction and duty cycle of the pulse stimulus all affect the device conductance, similar to the role of synapses in neural information transmission. In Figs. 4(g)–(i), it can be observed that the conductance increase rate strongly depends on the stimulation, and the conductance rises after each pulse. As shown in Fig. 4(g), at a fixed width and interval (both 500 ns), a higher amplitude will lead the conductance to rise faster. However, when the pulse interval is increased, the situation is just the opposite, as shown in Fig. 4(h). When the pulse width (500 ns) and pulse amplitude (6 V) are fixed, the wider the pulse interval, the slower the conductance change. In addition, Fig. 4(i) shows the effect of the pulse width on the rate of increase in conductance. It is found that the larger pulse

width, the faster the change in conductance. Overall, the conductance of the device can be fine-tuned by the number, amplitude, interval and width of the pulses, which facilitates the simulation of biological synaptic function [34, 35].


The synaptic structure of a neuron is shown in Fig. 5. Hebbian theory describes the basic principle of synaptic plasticity, whereby sustained and repeated stimulation of a presynaptic neuron to a postsynaptic neuron can lead to an increase in synaptic transmission efficacy. In this work, spike-timing-dependent plasticity (STDP) and paired-pulse facilitation (PPF) learning rules of the device were investigated. According to the STDP learning rule, the presynaptic membrane is stimulated earlier than the postsynaptic membrane ( $\Delta t > 0$ ), indicating



**Fig. 5** Schematic representation of the synaptic structure of a neuron, including pre-synaptic, post-synaptic, cell and nucleus, axon and dendrite.

that the biological synaptic connection between the two neurons is enhanced, resulting in long-term plasticity (LTP). If the presynaptic membrane is stimulated later than the postsynaptic membrane ( $\Delta t < 0$ ), the biological synaptic connection between the two neurons is weakened, resulting in long-term depression (LTD). The biological neuron consists of presynaptic and postsynaptic neurons, similar to the sandwich structure of the upper electrode-HfAlO layer-lower electrode of the memristor, as shown in the enlarged portion of Fig. 5. The resistance (or conductivity) of the device is equal to the weight of the synapse. An increase or decrease in conductivity corresponds to synaptic enhancement or suppression, respectively. The polarization of the HfAlO ferroelectric film will cause the resistance of the memristor to change, so the memristor can simulate the change of the weight of biological synapses.

Pre-synaptic and post-synaptic spikes were applied to the bottom and top electrodes of the device, respectively, a pair of  $\pm 6$  V pulse waveforms were used to simulate presynaptic stimulation, and conductance values were read at 2 V, as shown in Fig. 6(a). Synaptic weights were adjusted by changing the pulse interval between pre- and post-synaptic peaks, as shown in Fig. 6(b). The change in synaptic weight ( $\Delta W$ ) is considered to represent a change in relative conductivity, which is defined as  $\Delta W = (G_{\text{post}} - G_{\text{pre}})/G_{\text{pre}} \times 100\%$ , where  $G_{\text{post}}$  and  $G_{\text{pre}}$  are the conductance before and after the pre- and post-spiking pairs, respectively. And the time difference between the postsynaptic pulse and presynaptic pulse ( $\Delta t$ ) is expressed as  $\Delta t = t_{\text{pre}} - t_{\text{post}}$ . The change in synaptic weights will be more significant when  $|\Delta t|$  approaches zero. The results indicate that as the stimulus interval decreases, the synaptic weight increases and the memory effect becomes more obvious. Synaptic weight increased ( $\Delta W > 0$ ) when the neural stimulation signal from the presynaptic neuron was promoting the neural stimulation signal from the postsynaptic neuron ( $\Delta t > 0$ ). As  $|\Delta t|$  decreases, synaptic weight increases and the



**Fig. 6** (a) Waveforms of pre- and post-spikes for STDP measurements. (b) STDP characteristics of ferroelectric amnesic blockers. (c, d) PPF characteristic curves.

presynaptic neurostimulator signal plays a greater role. When the neurostimulator signal from the presynaptic neuron plays a role in suppressing the generation of neurostimulator signal from the postsynaptic neuron ( $\Delta t < 0$ ), the synaptic weight decreases ( $\Delta W < 0$ ). The change in synaptic strength for STDP modification is given by the mathematical equation:


$$\Delta W = \begin{cases} A_+ \times \exp(-t/\tau_+) + \Delta W_0, & \Delta t > 0 \\ A_- \times \exp(-t/\tau_-) + \Delta W_1, & \Delta t < 0 \end{cases}$$

where  $\Delta W$  is the relative change in synaptic weights,  $A_+$  and  $A_-$  are scaling factors,  $\tau_+$  and  $\tau_-$  are time constants, and  $\Delta W_0$  and  $\Delta W_1$  are constants representing the uncorrelated components of synaptic change. The STDP can be successfully fitted using the above exponential function by varying the pulse interval (i.e., varying  $t$ ). The fitting results are  $A_{\pm} = 1.27/-6.49$ ,  $\tau_{\pm} = 6.49/-15.86$ .

Another important synaptic learning rule is the PPF. The intensity of the output pulse signal increases as the interval between paired input pulse excitations decreases. As shown in Figs. 6(c) and (d), the equation for calculating the PPF is

$$PPF = \frac{G_2 - G_1}{G_1} \times 100\% = C_1 \exp\left(-\frac{t}{\tau_1}\right) + C_2 \exp(-t/\tau_2),$$

where  $G_1$  and  $G_2$  represent the conductance of pre-pulse and post-pulse respectively, which are used to simulate the relaxation time of synaptic message transmission.  $\tau_1$  and  $\tau_2$  are two fitting constants corresponding to the fast and slow decay terms of PPF, respectively. For positive voltage pulses, the values of  $\tau_1$  and  $\tau_2$  are 3.47 ns and 11.31 ns, respectively. And for negative voltage pulses,



**Fig. 7** (a, b) Schematic diagrams of the device resistance switching process under positive and negative applied voltages. The blue dots represent oxygen vacancies.  $E_F$ ,  $E_V$ , and  $E_C$  represent the Fermi level, valence band, and conduction band of HfAlO, respectively.

the values of  $\tau_1$  and  $\tau_2$  are 11.41 ns and 11.52 ns, respectively. Similar to biological synapses, the *PPF* phenomenon can be successfully simulated by reducing the pulse-to-pulse interval to enhance the memory effect of continuous pulses.

The top metal electrode forms an ohmic contact with HfAlO, and the interface is in a low-resistance state, which is conducive to electron transport and does not participate in the resistance switching of the device. The interface formed by the HfAlO and LSMO bottom electrodes is affected by polarization and oxygen vacancies. The barrier layer belongs to the switching interface and affects the switching of the device resistance value. Therefore, the main consideration is the effect of the bottom electrode rather than the top electrode [36, 37]. The schematic diagram of the device resistance conversion process under positive and negative applied voltages is shown in Figs. 7(a) and (b). When a positive voltage is applied across the top Pd electrode, the depletion width and barrier height at the bottom HfAlO/LSMO interface are reduced due to the downward polarization, thus placing the device in the LRS state. Conversely, a negative voltage applied to the top electrode will generate upward polarization, increasing the barrier height and depletion width at the bottom interface, thus the device is in the HRS state. At the same time, when a forward voltage is applied, the positively charged oxygen vacancies migrate from the HfAlO film to the HfAlO/LSMO interface. The accumulation of oxygen vacancies at the interface also reduces the barrier height, and electrons can easily pass through the interface barrier and the device switches to the LRS state. When a reverse voltage is applied, this process is reversed, and the oxygen vacancies are pulled away from the HfAlO/LSMO interface back to the interior of the HfAlO film, increasing the interface barrier [38], and the device switches to the HRS state. It is worth noting that when the HfAlO thin film device is in the LRS state, the potential barrier on the HfAlO/LSMO interface is relatively low so that electrons can be easily injected into the HfAlO/LSMO interface [39],

which is similar to the electron tunneling in Fig. 3(b). In addition, it has been reported that the polarization-induced the accumulation of oxygen vacancies can also reduce the barrier height [40], which further confirms the plausibility of the model proposed in this paper: that ferroelectricity and oxygen vacancies may co-regulate the interface barrier, thereby causing the resistance switching of the memristor.

## 4 Conclusion

In summary, we demonstrate the grown memristor on Si substrates with HfAlO ferroelectric layers. The ferroelectric memristor of this structure has stable *I-V* switching characteristics and excellent synaptic-like behavior. Pulses with different parameters affect the modulation of conduction current and conductance of the device. And the resistance switching behavior of the device can be used to simulate biological synaptic learning, forgetting processes, and short-term memory, long-term memory, and short-to-long conversion, such as STDP and *PPF*. Through further analysis, it is found that ferroelectricity and oxygen vacancies may co-regulate the interface barrier, thereby causing the resistance switching of the memristor. In short, the results demonstrate that HfAlO-based ferroelectric memristors has great potential in the application of new types of memory and brain-like chips in the future.

**Declarations** The authors declare that they have no competing interests and there are no conflict of interest.

**Data availability** The data that support the findings of this study are available from the corresponding author upon reasonable request.

**Electronic Supplementary Material** The online version contains supplementary material available at <https://doi.org/10.1007/s11467-023-1310-6> and <https://journal.hep.com.cn/fop/EN/10.1007/s11467-023-1310-6>. See the Electronic Supplementary Material for the change of device relaxation time with the number of pulses. The relaxation time increases as the number of stimulation pulses increases. The fabricated memristor is confirmed to have the feasibility of transitioning from STP (short-term plasticity, STP) to LTP. Supplementary material also demonstrates the PFM amplitude mapping and *P-V* loop of HfAlO, and the effect of negative voltage pulses on conductance of the device. In addition, the LRS mechanism of the Pd/HfAlO/LSMO/STO/Si structure memristor is further studied in the supplementary material.

**Acknowledgements** This work was financially supported by the Natural Science Foundation of Hebei Province (No. F2021201009), the National Natural Science Foundation of China (No. 62104058), the Natural Science Foundation of Hebei Province (No. F2021201022), the Science and Technology Project of Hebei Education Department (No. QN2020178), the Foundation of President of Hebei University (No. XZJJ201910), and Advanced Talents Incubation Program of the Hebei

University (No. 521000981362).

## References

1. C. Zhang, Y. Chen, M. Yi, Y. Zhu, T. Li, L. Liu, L. Wang, L. Xie, and W. Huang, Recent progress in memristors for stimulating synaptic plasticity, *Scientia Sinica Informationis* 48(2), 115 (2018)
2. J. Nicholas, R. Akshay Krishna, S. Abhronil, S. John, and N. Vijaykrishnan, 2019 IEEE International Symposium on Circuits and Systems (IEEE ISCAS), pp 1–5 (2019)
3. S. B. Furber, D. R. Lester, L. A. Plana, J. D. Garside, E. Painkras, S. Temple, and A. D. Brown, Overview of the spinnaker system architecture, *IEEE Trans. Comput.* 62(12), 2454 (2012)
4. K. Sun, J. Chen, and X. Yan, The future of memristors: Materials engineering and neural networks, *Adv. Funct. Mater.* 31(8), 2006773 (2021)
5. H. Kim, M. P. Sah, C. Yang, and L. O. Chua, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010), pp 1–6 (2010)
6. D. Niu, Y. Chen, and Y. Xie, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, pp 25–30 (2010)
7. A. Pisarev, A. Busygin, S. Udovichenko, and O. Maevsky, 3D memory matrix based on a composite memristor-diode crossbar for a neuromorphic processor, *Microelectron. Eng.* 198, 1 (2018)
8. A. Sokolov, M. Ali, H. Li, Y. R. Jeon, M. J. Ko, and C. Choi, Partially oxidized MXene  $Ti_3C_2T_x$  sheets for memristor having synapse and threshold resistive switching characteristics, *Adv. Electron. Mater.* 7(2), 2000866 (2021)
9. T. Yu, F. He, J. Zhao, Z. Zhou, J. Chang, J. Chen, and X. Yan,  $Hf_{0.5}Zr_{0.5}O_2$ -based ferroelectric memristor with multilevel storage potential and artificial synaptic plasticity, *Sci. China Mater.* 64(3), 727 (2021)
10. V. Mikheev, A. Chouprik, Y. Lebedinskii, S. Zarubin, A. M. Markeev, A. V. Zenkevich, and D. Negrov, Memristor with a ferroelectric  $HfO_2$  layer: In which case it is a ferroelectric tunnel junction, *Nanotechnology* 31(21), 215205 (2020)
11. K. Humood, S. Saylan, M. Abi Jaoude, B. Mohammad, and F. Ravaux, Impact of vacuum on the resistive switching in  $HfO_2$ -based conductive-bridge RAM with highly-doped silicon bottom electrode, *Mater. Sci. Eng. B* 271, 115267 (2021)
12. S. Chakrabarty, S. Acharjee, A. Al-Shidaifat, M. Biswas, and H. Song, Gd-doped  $HfO_2$  memristor device, evaluation robustness by image noise cancellation and edge detection filter for neuromorphic computing, *IEEE Access* 7, 157922 (2019)
13. Y. Wang, G. Niu, Q. Wang, S. Roy, L. Dai, H. Wu, Y. Sun, S. Song, Z. Song, Y. Xie, Z. Ye, X. Meng, and W. Ren, Reliable resistive switching of epitaxial single crystalline cubic Y- $HfO_2$  RRAMs with Si as bottom electrodes, *Nanotechnology* 31(20), 205203 (2020)
14. H. Kohlstedt, N. A. Pertsev, J. R. Contreras, and R. Waser, Theoretical current-voltage characteristics of ferroelectric tunnel junctions, *Phys. Rev. B* 72(12), 125341 (2005)
15. R. Guo, Z. Wang, S. Zeng, K. Han, L. Huang, D. G. Schlom, T. Venkatesan, Ariando, and J. Chen, Functional ferroelectric tunnel junctions on silicon, *Sci. Rep.* 5(1), 12576 (2015)
16. J. Choi and S. Kim, Nonlinear characteristics of complementary resistive switching in  $HfAlO_x$ -based memristor for high-density cross-point array structure, *Coatings* 10(8), 765 (2020)
17. T. Y. Wang, J. L. Meng, M. Y. Rao, Z. Y. He, L. Chen, H. Zhu, Q. Q. Sun, S. J. Ding, W. Z. Bao, P. Zhou, and D. W. Zhang, Three-dimensional nanoscale flexible memristor networks with ultralow power for information transmission and processing application, *Nano Lett.* 20(6), 4111 (2020)
18. C. Mahata, M. Ismail, and S. Kim, Conductance quantization control and neuromorphic properties in Pt-nanoparticle incorporated  $HfAlO_x$  alloy memristor, *Appl. Phys. Lett.* 119(22), 221601 (2021)
19. T. Miao, D. Yu, L. Xing, D. Li, L. Jiao, W. Ma, and X. Zhang, Current rectification in a structure:  $ReSe_2/Au$  contacts on both sides of  $ReSe_2$ , *Nanoscale Res. Lett.* 14(1), 1 (2019)
20. E. Covi, S. Brivio, M. Fanciulli, and S. Spiga, Synaptic potentiation and depression in Al:  $HfO_2$ -based memristor, *Microelectron. Eng.* 147, 41 (2015)
21. Z. Xu, L. Yu, Y. Wu, C. Dong, N. Deng, X. Xu, J. Miao, and Y. Jiang, Low-energy resistive random access memory devices with no need for a compliance current, *Sci. Rep.* 5, 10409 (2015)
22. H. Boschker, M. Huijben, A. Vailionis, J. Verbeeck, S. van Aert, M. Luysberg, S. Bals, G. van Tendeloo, E. P. Houwman, G. Koster, D. H. A. Blank, and G. Rijnders, Optimized fabrication of high-quality  $La_{0.67}Sr_{0.33}MnO_3$  thin films considering all essential characteristics, *J. Phys. D Appl. Phys.* 44(20), 205001 (2011)
23. J. H. Chang, C. G. Zheng, H. H. Chen, P. T. Chen, C. B. Liu, K. Y. Huang, H. H. Hsu, C. H. Cheng, W. C. Chou, and S. T. Han, Effect of capping layer on the ferroelectricity of hafnium oxide, *Thin Solid Films* 753, 139274 (2022)
24. H. M. Yau, X. Chen, C. M. Wong, D. Chen, and J. Dai, Orientation control of phase transition and ferroelectricity in Al-doped  $HfO_2$  thin films, *Mater. Charact.* 176, 111114 (2021)
25. E. O. Filatova, A. A. Sokolov, I. V. Kozhevnikov, E. Y. Taracheva, O. S. Grunsky, F. Schaefer, and W. Braun, Investigation of the structure of thin  $HfO_2$  films by soft X-ray reflectometry techniques, *J. Phys.: Condens. Matter* 21(18), 185012 (2009)
26. Z. Fan, J. X. Xiao, J. X. Wang, L. Zhang, J. Y. Deng, Z. Y. Liu, Z. L. Dong, J. Wang, and J. S. Chen, Ferroelectricity and ferroelectric resistive switching in sputtered  $Hf_{0.5}Zr_{0.5}O_2$  thin films, *Appl. Phys. Lett.* 108(23), 232905 (2016)
27. Y. Li, S. Long, Q. Liu, H. Lü, S. Liu, and M. Liu, An overview of resistive random access memory devices, *Chin. Sci. Bull.* 56(28–29), 3072 (2011)
28. L. Yin, R. Cheng, Z. Wang, F. Wang, M. G. Sendeku,



- Y. Wen, X. Zhan, and J. He, Two-dimensional unipolar memristors with logic and memory functions, *Nano Lett.* 20(6), 4144 (2020)
29. L. Yin, R. Q. Cheng, Y. Wen, C. S. Liu, and J. He, Emerging 2D memory devices for in-memory computing, *Adv. Mater.* 33(29), 2007081 (2021)
30. H. Y. Lee, P. S. Chen, T. Y. Wu, Y. S. Chen, C. C. Wang, P. J. Tzeng, C. H. Lin, F. Chen, C. H. Lien, and M. J. Tsai, 2008 IEEE International Electron Devices Meeting, pp 1–4 (2008)
31. S. Yu, X. Guan, and H. S. P. Wong, Conduction mechanism of TiN/HfO<sub>x</sub>/Pt resistive switching memory: A trap-assisted-tunneling model, *Appl. Phys. Lett.* 99(6), 063507 (2011)
32. C. Cagli, F. Nardi, and D. Ielmini, Modeling of set/reset operations in NiO-based resistive-switching memory devices, *IEEE Trans. Electron Dev.* 56(8), 1712 (2009)
33. W. K. Cheng, F. Wang, Y. M. Han, Z. C. Zhang, J. S. Zhao, and K. L. Zhang, HfO<sub>2</sub>-based resistive switching memory with CNTs electrode for high density storage, *Solid-State Electron.* 132, 19 (2017)
34. X. Yan, J. Wang, M. Zhao, X. Li, H. Wang, L. Zhang, C. Lu, and D. Ren, Artificial electronic synapse characteristics of a Ta/Ta<sub>2</sub>O<sub>5-x</sub>/Al<sub>2</sub>O<sub>3</sub>/InGaZnO<sub>4</sub> memristor device on flexible stainless steel substrate, *Appl. Phys. Lett.* 113(1), 013503 (2018)
35. H. Algadi, C. Mahata, T. Alsuwian, M. Ismail, D. Kwon, and S. Kim, Gradual resistive switching and synaptic properties of ITO/HfAlO/ITO device embedded with Pt nanoparticles, *Mater. Lett.* 298, 130011 (2021)
36. S. H. Kim, O. Kwon, H. Ryu, and S. J. Kim, Improved synaptic device properties of HfAlO<sub>x</sub> dielectric on highly doped silicon substrate by partial reset process, *Metals (Basel)* 11(5), 772 (2021)
37. R. W. Kao, H. K. Peng, K. Y. Chen, and Y. H. Wu, HfZrO<sub>x</sub>-based switchable diode for logic-in-memory applications, *IEEE Trans. Electron Dev.* 68(2), 545 (2021)
38. Z. Wu and J. Zhu, Enhanced unipolar resistive switching characteristics of Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> thin films with high ON/OFF ratio, *Materials (Basel)* 10(3), 322 (2017)
39. M. Li, J. Zhou, X. Jing, M. Zeng, S. Wu, J. Gao, Z. Zhang, X. Gao, X. Lu, J. M. Liu, and M. Alexe, Controlling resistance switching polarities of epitaxial BaTiO<sub>3</sub> films by mediation of ferroelectricity and oxygen vacancies, *Adv. Electron. Mater.* 1(6), 1500069 (2015)
40. V. V. Zhirnov and R. K. Cavin, Charge of the heavy brigade, *Nat. Nanotechnol.* 3(7), 377 (2008)
41. H. T. Yi, T. Choi, S. G. Choi, Y. S. Oh, and S. W. Cheong, Mechanism of the switchable photovoltaic effect in ferroelectric BiFeO<sub>3</sub>, *Adv. Mater.* 23(30), 3403 (2011)