

Shou-biao Tan, Wen-juan Lu, Chun-yu Peng, Zheng-ping Li, You-wu Tao, Jun-ning Chen, 2015. Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier. *Frontiers of Information Technology & Electronic Engineering*, **16**(8):700-706. [doi:10.1631/FITEE.1400439]

Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier

Key words: Process-variation-robust, Sense amplifier (SA), Replica bit-line (RBL) delay, Timing variation

Contact: Chun-yu Peng

E-mail: cyupeng@ahu.edu.cn

 ORCID: <http://orcid.org/0000-0003-2408-5048>

Introduction

- Sense-amplifier enable (SAE) signal should be activated accurately for reliable read operation in high speed and low-power SRAM design.
- With fabrication technology scaling, the conventional RBL technique cannot track the V_{TH} variation of the transistor particularly for low-supply applications.
- A multi-stage dual replica bit-line delay (MDRBD) technique for further suppressing the SAE timing variation for low voltage SRAM applications is presented.

The figure compares two RBL architectures: Conventional and Proposed. The Conventional architecture shows a single RBL line with multiple DC and RC blocks. The Proposed architecture shows a multi-bit RBL line with multiple DC and RC blocks. A detailed view of a Conventional RC block shows a cross-coupled PMOS/PMOS and NMOS/NMOS structure with a feedback current I_{feedback} .

Relations of distribution of SAE timing variation among different techniques




Fig. 6 Relations of distribution of the SAE timing among different techniques

Simulation results comparison




Fig. 7 Standard deviation of SAE timing with different numbers of stages, using MRBD and the proposed MDRBD technique, respectively (i.e., 0.8 V, SS, -40°C , $N = 2$)

Simulation results comparison (Con'd)




Fig. 8 Standard deviation comparison of SAE timing in the worst case (i.e., 0.6 V, SS, -40°C): (a) conventional RBL; (b) MRBD; (c) DRBD; (d) proposed MDRBD

Simulation results comparison (Con'd)




Fig. 9 Standard deviation comparison of SAE timing with different voltages (i.e., SS, -40°C)




Fig. 10 Standard deviation comparison of SAE timing with different process corners (i.e., 0.6 V, -40°C)




Fig. 11 Standard deviation comparison of SAE timing with different temperatures (i.e., 0.6 V, SS)

Power and area comparison

Table 2 Comparison of different timing strategies for SA (SS, -40°C)

Strategy	Power consumption (nW)				Area overhead
	0.6 V	0.8 V	1.0 V	1.2 V	
Conventional	89.82	120.6	153.8	190.0	–
MRBD	98.70	133.6	170.9	210.1	Yes
DRBD	175.90	234.7	293.6	354.3	No
Proposed	185.20	247.7	310.8	375.5	Yes

Conclusions

- By using multi-stage and dual replica bit-line, the proposed MDRBD technique, to some degree, decreases the mismatch between global RBL and normal bit-line owing to the gate delay of inverters.
- In the worst case, the standard deviation in the proposed design has decreased by 69.2% relative to that of the conventional scheme, and the cycle time has reduced by 47.2%.