

Sepehr Tabrizchi, Nooshin Azimi, Keivan Navi, 2017. Design a novel ternary half adder and multiplier based on carbon nano-tube field effect transistors (CNTFETs). *Frontiers of Information Technology & Electronic Engineering* ,18(3):423-433.  
<http://dx.doi.org/10.1631/FITEE.1500366>

# Design a novel ternary half adder and multiplier based on carbon nano-tube field effect transistors (CNTFETs)

**Key words:** CNTFET-based design, Ternary, Half adder, Multiplier, Nanotechnology, Multiple valued logic (MVL)

Corresponding author: Keivan Navi

E-mail: [navi@sbu.ac.ir](mailto:navi@sbu.ac.ir)

 ORCID:Keivan Navi <http://orcid.org/0000-0002-5586-7766>

# Motivation

- The efficiency of the systems are mainly evaluated by their multipliers capability since multipliers are generally the slowest components of a system while occupying the most space.
- The most considerable obstacles of increasing the speed and decreasing the size due to the circuit RC delays are circuit interconnections so that in modern designs, more than half of the occupied space is for circuit interconnection

# Main idea

- Circuits designed based on Carbon Nanotubes Field Effect Transistors (CNTFETs) consume less power and are much faster than the conventional silicon FET-based circuits.
- Multiple-Valued Logic (MVL) reduces the number of required operations for a special mathematical function and reduces the circuit area as well.
- Combining the abilities of Carbon Nanotubes Transistors with the advantages of Multiple Valued can provide a unique design which has a higher speed and less complexity.

# Method

The diameters of the CNTs adjust the appropriate threshold voltages.

$$V_{\text{TH}} \approx \frac{0.43}{D_{\text{CNT}} / \text{nm}} \text{ eV.}$$

In the proposed design, the diameters of CNTs are 1.487 nm, 1.096 nm and 0.783 nm, and the chirality of the CNTs would be (19, 0), (14, 0) and (10, 0). As a result, by changing the chirality vector, the threshold voltage will also change

The proposed designs are :

- (1) ternary half-adder (THA)
- (2) Proposed Ternary Multiplier (TMUL)



# Proposed ternary multiplier




Fig. 4 Proposed CNIFET based ternary multiplier:  
(a) Product; (b) Carry

# Major results




Fig. 3 Transient responses of the proposed ternary half adder

# Major results




Fig. 5 Transient responses of the proposed ternary multiplier

# Conclusions

- Each of the proposed ternary circuits has got transmission gates and CNT transistors.
- The simulation results demonstrate that proposed circuits have achieved higher speed, lower power consumption and reduced area.
- The presented results show that the design approach using the ternary converter combined with CNTFETs is a practical solution for low complexity and high speed VLSI design with CNTFETs in nanoscale era.