

Sutapa SARKAR, Biplab Kumar SIKDAR, Mousumi SAHA. 2022. Cellular automata based multi-bit stuck-at fault diagnosis for resistive memory. *Frontiers of Information Technology & Electronic Engineering*, 23(7):1110-1126.

<https://doi.org/10.1631/FITEE.2100255>

Cellular automata based multi-bit stuck-at fault diagnosis for resistive memory

Key words: Resistive memory; Cell reliability; Stuck-at fault diagnosis; Single-length-cycle single-attractor cellular automata; Single-length-cycle two-attractor cellular automata; Single-length-cycle multiple-attractor cellular automata

Sutapa SARKAR

E-mail: sutapa321@gmail.com

 ORCID: <https://orcid.org/0000-0002-9469-5696>

Motivation

1. Chip multiprocessors (CMPs) can be more convenient for various latency- and throughput-sensitive applications, if and only if they are well-equipped with appropriate memory subsystems. To achieve optimized performance benefits, proper speedup, and required parallelism in CMPs, architecture to memory technology must be properly tuned into the chip floor area and power budget. Large-size on-chip cache is preferred to off-chip cache of CMPs.

2. Traditional static random-access memory, dynamic random-access memory, NAND, and NOR flash memory are limited by their scalability, power, package density, and so forth. Next-generation memory types like ReRAMs are considered to have various advantages such as high package density, non-volatility, scalability, and low power consumption. They are also preferred for on-chip cache construction.


Motivation

3. However, cell reliability has been a problem in ReRAM. Unreliable memory operation is caused by permanent stuck-at faults due to extensive use of write- or memory-intensive workloads. An increased number of stuck-at faults also prematurely limit chip lifetime.
4. Fault-tolerant designs are proposed with the approach by which faulty cells can still be usable and exact readable data can also be obtained from the faulty cells. Cellular automaton (CA) based schemes are found in different applications of homogeneous or heterogeneous CMPs.
5. Hardware-based fault-tolerant schemes are complementary to wear-leveling schemes. Cell lifetime reliability and variability can also be addressed by an efficient fault-tolerant design.

Main idea

1. A cellular automaton (CA) based dynamic stuck-at fault-tolerant design is proposed here to combat unreliable cell functioning and variable cell lifetime issues. A scalable, block-level fault diagnosis and recovery scheme is introduced to ensure readable data despite multi-bit stuck-at faults.
2. The proposed scheme is based on Wolfram's null boundary and periodic boundary CA theory. Various special classes of CAs are introduced for 100% fault tolerance: single-length-cycle single-attractor cellular automata (SACAs), single-length-cycle two-attractor cellular automata (TACAs), and single-length-cycle multiple-attractor cellular automata (MACAs). The target micro-architectural unit is designed with optimal space overhead.
3. The scheme removes all the restrictions on the number and nature of stuck-at faults in general fault conditions and is proved more advantageous than the state-of-the-art fault-tolerant designs.

Main idea



Fault-tolerant system design approach

Major contributions

Contribution 1: Nonuniform null boundary cellular automata (SACA & TACA) based fault-tolerant circuit design for resistive memory


Contribution 2: Uniform null boundary (TACA & MACA) and periodic boundary cellular automata (TACA) based fault-tolerant circuit design for resistive memory

Contribution 3: Cellular automata based multi-bit stuck-at fault diagnosis circuit design through recursive partitioning for resistive memory using nonuniform null boundary CA

Detailed contributions

1. A CA-based simple and efficient test architecture is designed to ensure 100% fault tolerance against permanent stuck-at faults.
2. Uniform and nonuniform SACA, TACA, and MACA rules are synthesized in alternate fault detection design solutions.
3. The presence of SAW and SAR cells in the same memory block in complex fault conditions is handled. Theoretically, it does not impose any limitation on the number or the nature of tolerable faults.
4. Unique periodic boundary TACA based and null boundary SACA based test architectures are employed in multi-bit fault diagnosis.
5. The design can diagnose a huge number of faults using recursive partitioning logic that is suitable for any block size. Space overhead is also reduced with increased block size in complete system design.
6. Simple but effective data recovery logic is used to provide readable data in spite of stuck-at faults at multiple bits within a memory block.


System description of the fault diagnosis scheme through partitioning




Subunits are:

- ➔ Fault identification logic
 - ◆ Fault detection logic
 - ◆ Nonuniform rule set logic
 - ◆ Memory block categorisation
- ➔ Fault diagnosis unit
 - ◆ Recursive partitioning
 - ◆ Data mapping
 - ◆ Read/write buffer
 - ◆ Data correction unit

Block diagram of multi-bit stuck-at fault-tolerant design using the partitioning technique



(a) Group discriminator logic



(b) Data correction logic

Fault detection logic




Fig. 4 Identification of the fault status of the memory block (Sarkar et al., 2017)

Identification of the fault status of the memory block for (1) B_{NF} -NF cells only, (2) B_{SAW} -SAW/NF cells and no SAR cell, (3) B_{SAR} -SAR & NF cells and no SAW cell, and (4) B_{SARW} -SAW/SAR/NF cells

Table 2 Tabular representation of fault-tolerant design steps

Input data			Cell status	Retrieved data		Comparative result		Decision	
D	D_{con}	v	$c(i)$	V	V_c	XOR ₂ (O_j)	XNOR ₁ (O_k)	SAR/NF	SAW
0	0	0	S-A-0 & NF	0	–	0	–	SAR/NF	–
0	0	0	S-A-1	1	–	1	–	–	SAW
0	1	1	S-A-0	–	0	–	0	SAR	–
0	1	1	NF	–	1	–	1	NF	–
1	0	1	S-A-1 & NF	1	–	0	–	SAR/NF	–
1	0	1	S-A-0	0	–	1	–	–	SAW
1	1	0	S-A-1	–	1	–	0	SAR	–
1	1	0	NF	–	0	–	1	NF	–

Major results

Table 4 Tabular representation of fault detection with a nonuniform NBCA rule pair (254, 255)

Status register		Rule vector		T state		st		Block state																
Status word 1	Status word 2	RCA ₁	RCA ₂	t ₁	t ₂	(0)	(1)																	
<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	0	<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	0	<table border="1"><tr><td>254</td><td>254</td><td>254</td><td>254</td></tr></table>	254	254	254	254	<table border="1"><tr><td>254</td><td>254</td><td>254</td><td>254</td></tr></table>	254	254	254	254	1	1	0	0	B_{NF}
0	0	0	0																					
0	0	0	0																					
254	254	254	254																					
254	254	254	254																					
<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	0	<table border="1"><tr><td>1</td><td>0</td><td>0</td><td>1</td></tr></table>	1	0	0	1	<table border="1"><tr><td>254</td><td>254</td><td>254</td><td>254</td></tr></table>	254	254	254	254	<table border="1"><tr><td>255</td><td>254</td><td>254</td><td>255</td></tr></table>	255	254	254	255	1	2	0	1	B_{SAR}
0	0	0	0																					
1	0	0	1																					
254	254	254	254																					
255	254	254	255																					
<table border="1"><tr><td>1</td><td>0</td><td>0</td><td>1</td></tr></table>	1	0	0	1	<table border="1"><tr><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>	0	0	0	0	<table border="1"><tr><td>255</td><td>254</td><td>254</td><td>255</td></tr></table>	255	254	254	255	<table border="1"><tr><td>254</td><td>254</td><td>254</td><td>254</td></tr></table>	254	254	254	254	2	1	1	0	B_{SAW}
1	0	0	1																					
0	0	0	0																					
255	254	254	255																					
254	254	254	254																					
<table border="1"><tr><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>	1	1	0	0	<table border="1"><tr><td>0</td><td>1</td><td>1</td><td>0</td></tr></table>	0	1	1	0	<table border="1"><tr><td>255</td><td>255</td><td>254</td><td>254</td></tr></table>	255	255	254	254	<table border="1"><tr><td>254</td><td>255</td><td>255</td><td>254</td></tr></table>	254	255	255	254	2	2	1	1	B_{SARW}
1	1	0	0																					
0	1	1	0																					
255	255	254	254																					
254	255	255	254																					

Table 6 Comparative state analysis report of fault detection with various uniform CA rules

CA type	Rule	CA attractors		State		Status bit		Depth	M_p (%)
	TACA, MACA	A_{ttr1}	$A_{ttr2,3,4}$	Other basins	basin-0	st ₀	st ₁		
PBCA	R_{238}	0→0	15→15	1-15	0	0	1	3	0
PBCA	R_{252}	0→0	15→15	1-15	0	0	1	3	0
NBCA	R_{116}	0→0	1→1	1-15	0	0	1	3	0
NBCA	R_{244}	0→0	1→1	1-15	0	0	1	4	0
NBCA	R_{212}	0→0	1→1, 5→5	1-15	0	0	1	4	0
NBCA	R_{222}	0→0	11→11, 13→13, 15→15	1-15	0	0	1	3	0

Performance analysis




Fig. 14 Space overhead vs. the number of tolerable faults (a) and comparison with RDIS and SAFER (b)

Overhead is sensitive to the **number of faults** and **block size**. It is compared with state-of-the-art designs based on dynamic partitioning schemes **RDIS** and **SAFER**.




Fig. 15 Space overhead comparison with Sarkar et al. (2017)'s scheme (a) and ECP-based scheme (b)

Conclusions

1. Unreliable cell operation due to multi-bit stuck-at faults limits the application of ReRAMs in CMPs. The proposed scheme assures 100% fault tolerance in spite of spatially scattered complex multi-bit stuck-at faults.
2. Because it is a runtime strategy, it can also cope with the variable cell lifetime issue.
3. The recursive partitioning technique is used to diagnose SAW or SAR cells at block-level granularity. It is effective for general fault conditions and for any number of tolerable faults.
4. The unique CA based test architecture increases the simplicity and flexibility in the design and implementation stages of detection and/or diagnosis.
5. An optimized design solution using alternate CA rules reduces the space overhead in spite of increasing the block size.

References


- [1] Fan J, Jiang S, Shu JW, et al., 2013. Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory. Proc 46th Annual IEEE/ACM Int Symp on Microarchitecture, p.433-444.
<https://doi.org/10.1145/2540708.2540745>
- [2] Hamming RW, 1950. Error detecting and error correcting codes. *Bell Syst Techn J*, 29(2):147-160.
<https://doi.org/10.1002/j.1538-7305.1950.tb00463.x>
- [3] Ipek E, Condit J, Nightingale EB, et al., 2010. Dynamically replicated memory: building reliable systems from nanoscale resistive memories. *ACM SIGARCH Comput Arch News*, 38(1):3-14.
- [4] Kang S, Cho WY, Cho BH, et al., 2007. A 0.1- μm 1.8-V 256-MB phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation. *IEEE J Sol-State Circ*, 42(1):210-218.
<https://doi.org/10.1109/JSSC.2006.888349>
- [5] Melhem R, Maddah R, Cho S, 2012. RDIS: a recursively defined invertible set scheme to tolerate multiple stuck-at faults in resistive memory. Proc IEEE/IFIP Int Conf on Dependable Systems and Networks.
- [6] Saha M, Sarkar S, Sikdar BK, 2016. Cellular automata based fault tolerant resistive memory design. Proc 6th Int Symp on Embedded Computing and System Design, p.176-180.
<https://doi.org/10.1109/ISED.2016.7977077>
- [7] Sarkar S, 2018. Multi-bit stuck-at fault recovery system with error correction pointer. Proc 3rd Int Conf on Communication and Electronics Systems, p.528-533. <https://doi.org/10.1109/CESYS.2018.8723890>
- [8] Sarkar S, Saha M, Sikdar BK, 2017. Multi-bit fault tolerant design for resistive memories through dynamic partitioning. Proc IEEE East-West Design & Test Symp, p.1-6.
<https://doi.org/10.1109/EWDTS.2017.8110053>
- [9] Sarkar S, Ghosh M, Sikdar BK, et al., 2020. Periodic boundary cellular automata based wear leveling for resistive memory. *IAENG Int J Comput Sci*, 47(2):310-321.
- [10] Seong NH, Woo DH, Srinivasan V, et al., 2010. SAFER: stuck-at-fault error recovery for memories. Proc 43rd Annual IEEE/ACM Int Symp on Microarchitecture, p.115-124.
<https://doi.org/10.1109/MICRO.2010.46>



Sutapa Sarkar received her M.Tech degree from Indian Institute of Engineering Science and Technology, Shibpur in 2008. Presently, she is working as Head of the Department (Assistant Professor) in Seacom Engineering College in the Department of Electronics & Communication Engineering. She is also a Corporate Member of the Institution of Engineers (India). Recently, she has completed her doctoral studies in the Computer Science and Technology Department of IEST-Shibpur. She is having research interests in computer architecture, digital signal processing, health informatics and recent research trends in VLSI and on the development of cellular automata theory and its applications.



Biplab Kumar Sikdar received his BS degree (honours) in physics from Presidency College, Calcutta University, Calcutta, India in 1985, his B.Tech and M.Tech degrees in computer science and engineering from Calcutta University in 1988 and 1990 respectively, and his PhD degree in engineering from Bengal Engineering College (DU), West Bengal, India in 2003. He was with the Faculty of Computer Science and Engineering, North Eastern Regional Institute of Science and Technology, Itanagar, India from 1991 to 1992 and in the University of North Bengal, Siliguri, India from 1992 to 1997. He has been serving the Indian Institute of Engineering Science and Technology since 1997 and presently he is a Professor in the Department of Computer Science and Technology. His research interests include digital system design and test, computer architecture, and in-memory computation. He has been working on the development of hierarchical cellular automata for VLSI design and test.



Mousumi Saha received her BE degree in computer science and engineering from the Regional Engineering College (now National Institute of Technology), Durgapur in 1997 and M.Tech degree in CSE, Calcutta University, West Bengal in 2001 and PhD degree in the CST Department, Indian Institute of Engineering, Science and Technology, Shibpur, West Bengal in 2017. She is currently working at the National Institute of Technology, Durgapur as an Associate Professor in the Department of Computer Science and Engineering. Her research interests include VLSI design and testing, theory of cellular automata and its applications, and human activity recognition systems.