System-level Pareto frontiers for on-chip thermoelectric coolers
{{custom_author.name}}, {{article.zuoZheCn}}
System-level Pareto frontiers for on-chip thermoelectric coolers
[{{custom_ref.label}}] |
{{custom_citation.content}}
CrossRef
ADS
Pubmed
arXiv
Google scholar
|
/
〈 | 〉 |