Analytical delay models for RLC interconnects under ramp input