Design of a novel RTD-based three-variable universal logic gate